2 /* arch/arm/mach-rk29/vpu.c
\r
4 * Copyright (C) 2010 ROCKCHIP, Inc.
\r
5 * author: chenhengming chm@rock-chips.com
\r
7 * This software is licensed under the terms of the GNU General Public
\r
8 * License version 2, as published by the Free Software Foundation, and
\r
9 * may be copied, distributed, and modified under those terms.
\r
11 * This program is distributed in the hope that it will be useful,
\r
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 * GNU General Public License for more details.
\r
18 #include <linux/clk.h>
\r
19 #include <linux/delay.h>
\r
20 #include <linux/init.h>
\r
21 #include <linux/interrupt.h>
\r
22 #include <linux/io.h>
\r
23 #include <linux/kernel.h>
\r
24 #include <linux/module.h>
\r
25 #include <linux/fs.h>
\r
26 #include <linux/ioport.h>
\r
27 #include <linux/miscdevice.h>
\r
28 #include <linux/mm.h>
\r
29 #include <linux/poll.h>
\r
30 #include <linux/platform_device.h>
\r
31 #include <linux/sched.h>
\r
32 #include <linux/slab.h>
\r
33 #include <linux/wakelock.h>
\r
34 #include <linux/cdev.h>
\r
35 #include <linux/of.h>
\r
36 #include <linux/rockchip/cpu.h>
\r
37 #include <linux/rockchip/cru.h>
\r
39 #include <asm/cacheflush.h>
\r
40 #include <asm/uaccess.h>
\r
42 #if defined(CONFIG_ION_ROCKCHIP)
\r
43 #include <linux/rockchip_ion.h>
\r
46 #if defined(CONFIG_ROCKCHIP_IOMMU) & defined(CONFIG_ION_ROCKCHIP)
\r
47 #define CONFIG_VCODEC_MMU
\r
50 #ifdef CONFIG_VCODEC_MMU
\r
51 #include <linux/rockchip/iovmm.h>
\r
52 #include <linux/rockchip/sysmmu.h>
\r
53 #include <linux/dma-buf.h>
\r
56 #ifdef CONFIG_DEBUG_FS
\r
57 #include <linux/debugfs.h>
\r
60 #if defined(CONFIG_ARCH_RK319X)
\r
61 #include <mach/grf.h>
\r
64 #include "vcodec_service.h"
\r
66 #define HEVC_TEST_ENABLE 0
\r
67 #define HEVC_SIM_ENABLE 0
\r
68 #define VCODEC_CLOCK_ENABLE 1
\r
71 VPU_DEC_ID_9190 = 0x6731,
\r
72 VPU_ID_8270 = 0x8270,
\r
73 VPU_ID_4831 = 0x4831,
\r
78 VPU_DEC_TYPE_9190 = 0,
\r
79 VPU_ENC_TYPE_8270 = 0x100,
\r
83 typedef enum VPU_FREQ {
\r
96 unsigned long hw_addr;
\r
97 unsigned long enc_offset;
\r
98 unsigned long enc_reg_num;
\r
99 unsigned long enc_io_size;
\r
100 unsigned long dec_offset;
\r
101 unsigned long dec_reg_num;
\r
102 unsigned long dec_io_size;
\r
105 #define VPU_SERVICE_SHOW_TIME 0
\r
107 #if VPU_SERVICE_SHOW_TIME
\r
108 static struct timeval enc_start, enc_end;
\r
109 static struct timeval dec_start, dec_end;
\r
110 static struct timeval pp_start, pp_end;
\r
113 #define MHZ (1000*1000)
\r
115 #define REG_NUM_9190_DEC (60)
\r
116 #define REG_NUM_9190_PP (41)
\r
117 #define REG_NUM_9190_DEC_PP (REG_NUM_9190_DEC+REG_NUM_9190_PP)
\r
119 #define REG_NUM_DEC_PP (REG_NUM_9190_DEC+REG_NUM_9190_PP)
\r
121 #define REG_NUM_ENC_8270 (96)
\r
122 #define REG_SIZE_ENC_8270 (0x200)
\r
123 #define REG_NUM_ENC_4831 (164)
\r
124 #define REG_SIZE_ENC_4831 (0x400)
\r
126 #define REG_NUM_HEVC_DEC (68)
\r
128 #define SIZE_REG(reg) ((reg)*4)
\r
130 static VPU_HW_INFO_E vpu_hw_set[] = {
\r
132 .hw_id = VPU_ID_8270,
\r
135 .enc_reg_num = REG_NUM_ENC_8270,
\r
136 .enc_io_size = REG_NUM_ENC_8270 * 4,
\r
137 .dec_offset = REG_SIZE_ENC_8270,
\r
138 .dec_reg_num = REG_NUM_9190_DEC_PP,
\r
139 .dec_io_size = REG_NUM_9190_DEC_PP * 4,
\r
142 .hw_id = VPU_ID_4831,
\r
145 .enc_reg_num = REG_NUM_ENC_4831,
\r
146 .enc_io_size = REG_NUM_ENC_4831 * 4,
\r
147 .dec_offset = REG_SIZE_ENC_4831,
\r
148 .dec_reg_num = REG_NUM_9190_DEC_PP,
\r
149 .dec_io_size = REG_NUM_9190_DEC_PP * 4,
\r
155 .dec_reg_num = REG_NUM_HEVC_DEC,
\r
156 .dec_io_size = REG_NUM_HEVC_DEC * 4,
\r
161 #define DEC_INTERRUPT_REGISTER 1
\r
162 #define PP_INTERRUPT_REGISTER 60
\r
163 #define ENC_INTERRUPT_REGISTER 1
\r
165 #define DEC_INTERRUPT_BIT 0x100
\r
166 #define DEC_BUFFER_EMPTY_BIT 0x4000
\r
167 #define PP_INTERRUPT_BIT 0x100
\r
168 #define ENC_INTERRUPT_BIT 0x1
\r
170 #define HEVC_DEC_INT_RAW_BIT 0x200
\r
171 #define HEVC_DEC_STR_ERROR_BIT 0x4000
\r
172 #define HEVC_DEC_BUS_ERROR_BIT 0x2000
\r
173 #define HEVC_DEC_BUFFER_EMPTY_BIT 0x10000
\r
175 #define VPU_REG_EN_ENC 14
\r
176 #define VPU_REG_ENC_GATE 2
\r
177 #define VPU_REG_ENC_GATE_BIT (1<<4)
\r
179 #define VPU_REG_EN_DEC 1
\r
180 #define VPU_REG_DEC_GATE 2
\r
181 #define VPU_REG_DEC_GATE_BIT (1<<10)
\r
182 #define VPU_REG_EN_PP 0
\r
183 #define VPU_REG_PP_GATE 1
\r
184 #define VPU_REG_PP_GATE_BIT (1<<8)
\r
185 #define VPU_REG_EN_DEC_PP 1
\r
186 #define VPU_REG_DEC_PP_GATE 61
\r
187 #define VPU_REG_DEC_PP_GATE_BIT (1<<8)
\r
189 #if defined(CONFIG_VCODEC_MMU)
\r
190 static u8 addr_tbl_vpu_h264dec[] = {
\r
191 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 40, 41
\r
194 static u8 addr_tbl_vpu_vp8dec[] = {
\r
195 10,12,13, 14, 18, 19, 27, 40
\r
198 static u8 addr_tbl_vpu_vp6dec[] = {
\r
199 12, 13, 14, 18, 27, 40
\r
202 static u8 addr_tbl_vpu_vc1dec[] = {
\r
203 12, 13, 14, 15, 16, 17, 27, 41
\r
206 static u8 addr_tbl_vpu_jpegdec[] = {
\r
210 static u8 addr_tbl_vpu_defaultdec[] = {
\r
211 12, 13, 14, 15, 16, 17, 40, 41
\r
214 static u8 addr_tbl_vpu_enc[] = {
\r
215 5, 6, 7, 8, 9, 10, 11, 12, 13, 51
\r
218 static u8 addr_tbl_hevc_dec[] = {
\r
219 4, 6, 7, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 42, 43
\r
239 VPU_DEC_FMT_THEORA,
\r
244 * struct for process session which connect to vpu
\r
246 * @author ChenHengming (2011-5-3)
\r
248 typedef struct vpu_session {
\r
249 VPU_CLIENT_TYPE type;
\r
250 /* a linked list of data so we can access them for debugging */
\r
251 struct list_head list_session;
\r
252 /* a linked list of register data waiting for process */
\r
253 struct list_head waiting;
\r
254 /* a linked list of register data in processing */
\r
255 struct list_head running;
\r
256 /* a linked list of register data processed */
\r
257 struct list_head done;
\r
258 wait_queue_head_t wait;
\r
260 atomic_t task_running;
\r
264 * struct for process register set
\r
266 * @author ChenHengming (2011-5-4)
\r
268 typedef struct vpu_reg {
\r
269 VPU_CLIENT_TYPE type;
\r
271 vpu_session *session;
\r
272 struct list_head session_link; /* link to vpu service session */
\r
273 struct list_head status_link; /* link to register set list */
\r
274 unsigned long size;
\r
275 #if defined(CONFIG_VCODEC_MMU)
\r
276 struct list_head mem_region_list;
\r
278 unsigned long *reg;
\r
281 typedef struct vpu_device {
\r
282 atomic_t irq_count_codec;
\r
283 atomic_t irq_count_pp;
\r
284 unsigned long iobaseaddr;
\r
285 unsigned int iosize;
\r
286 volatile u32 *hwregs;
\r
289 enum vcodec_device_id {
\r
290 VCODEC_DEVICE_ID_VPU,
\r
291 VCODEC_DEVICE_ID_HEVC
\r
294 struct vcodec_mem_region {
\r
295 struct list_head srv_lnk;
\r
296 struct list_head reg_lnk;
\r
297 struct list_head session_lnk;
\r
298 unsigned long iova; /* virtual address for iommu */
\r
300 struct ion_handle *hdl;
\r
303 typedef struct vpu_service_info {
\r
304 struct wake_lock wake_lock;
\r
305 struct delayed_work power_off_work;
\r
307 struct list_head waiting; /* link to link_reg in struct vpu_reg */
\r
308 struct list_head running; /* link to link_reg in struct vpu_reg */
\r
309 struct list_head done; /* link to link_reg in struct vpu_reg */
\r
310 struct list_head session; /* link to list_session in struct vpu_session */
\r
311 atomic_t total_running;
\r
313 vpu_reg *reg_codec;
\r
314 vpu_reg *reg_pproc;
\r
315 vpu_reg *reg_resev;
\r
316 VPUHwDecConfig_t dec_config;
\r
317 VPUHwEncConfig_t enc_config;
\r
318 VPU_HW_INFO_E *hw_info;
\r
319 unsigned long reg_size;
\r
322 atomic_t freq_status;
\r
324 struct clk *aclk_vcodec;
\r
325 struct clk *hclk_vcodec;
\r
326 struct clk *clk_core;
\r
327 struct clk *clk_cabac;
\r
328 struct clk *pd_video;
\r
333 vpu_device enc_dev;
\r
334 vpu_device dec_dev;
\r
336 struct device *dev;
\r
341 struct device *child_dev;
\r
343 struct dentry *debugfs_dir;
\r
344 struct dentry *debugfs_file_regs;
\r
347 #if defined(CONFIG_VCODEC_MMU)
\r
348 struct ion_client * ion_client;
\r
351 #if defined(CONFIG_VCODEC_MMU)
\r
352 struct list_head mem_region_list;
\r
355 enum vcodec_device_id dev_id;
\r
357 struct delayed_work simulate_work;
\r
358 } vpu_service_info;
\r
360 typedef struct vpu_request
\r
362 unsigned long *req;
\r
363 unsigned long size;
\r
366 /// global variable
\r
367 //static struct clk *pd_video;
\r
368 static struct dentry *parent; // debugfs root directory for all device (vpu, hevc).
\r
370 #ifdef CONFIG_DEBUG_FS
\r
371 static int vcodec_debugfs_init(void);
\r
372 static void vcodec_debugfs_exit(void);
\r
373 static struct dentry* vcodec_debugfs_create_device_dir(char *dirname, struct dentry *parent);
\r
374 static int debug_vcodec_open(struct inode *inode, struct file *file);
\r
376 static const struct file_operations debug_vcodec_fops = {
\r
377 .open = debug_vcodec_open,
\r
379 .llseek = seq_lseek,
\r
380 .release = single_release,
\r
384 #define VPU_POWER_OFF_DELAY 4*HZ /* 4s */
\r
385 #define VPU_TIMEOUT_DELAY 2*HZ /* 2s */
\r
387 #define VPU_SIMULATE_DELAY msecs_to_jiffies(15)
\r
389 static int vpu_get_clk(struct vpu_service_info *pservice)
\r
391 #if VCODEC_CLOCK_ENABLE
\r
393 pservice->aclk_vcodec = devm_clk_get(pservice->dev, "aclk_vcodec");
\r
394 if (IS_ERR(pservice->aclk_vcodec)) {
\r
395 dev_err(pservice->dev, "failed on clk_get aclk_vcodec\n");
\r
399 pservice->hclk_vcodec = devm_clk_get(pservice->dev, "hclk_vcodec");
\r
400 if (IS_ERR(pservice->hclk_vcodec)) {
\r
401 dev_err(pservice->dev, "failed on clk_get hclk_vcodec\n");
\r
405 if (pservice->dev_id == VCODEC_DEVICE_ID_HEVC) {
\r
406 pservice->clk_core = devm_clk_get(pservice->dev, "clk_core");
\r
407 if (IS_ERR(pservice->clk_core)) {
\r
408 dev_err(pservice->dev, "failed on clk_get clk_core\n");
\r
412 pservice->clk_cabac = devm_clk_get(pservice->dev, "clk_cabac");
\r
413 if (IS_ERR(pservice->clk_cabac)) {
\r
414 dev_err(pservice->dev, "failed on clk_get clk_cabac\n");
\r
418 pservice->pd_video = devm_clk_get(pservice->dev, "pd_hevc");
\r
419 if (IS_ERR(pservice->pd_video)) {
\r
420 dev_err(pservice->dev, "failed on clk_get pd_hevc\n");
\r
424 pservice->pd_video = devm_clk_get(pservice->dev, "pd_video");
\r
425 if (IS_ERR(pservice->pd_video)) {
\r
426 dev_err(pservice->dev, "failed on clk_get pd_video\n");
\r
438 static void vpu_put_clk(struct vpu_service_info *pservice)
\r
440 #if VCODEC_CLOCK_ENABLE
\r
441 if (pservice->pd_video) {
\r
442 devm_clk_put(pservice->dev, pservice->pd_video);
\r
445 if (pservice->aclk_vcodec) {
\r
446 devm_clk_put(pservice->dev, pservice->aclk_vcodec);
\r
449 if (pservice->hclk_vcodec) {
\r
450 devm_clk_put(pservice->dev, pservice->hclk_vcodec);
\r
453 if (pservice->dev_id == VCODEC_DEVICE_ID_HEVC) {
\r
454 if (pservice->clk_core) {
\r
455 devm_clk_put(pservice->dev, pservice->clk_core);
\r
458 if (pservice->clk_cabac) {
\r
459 devm_clk_put(pservice->dev, pservice->clk_cabac);
\r
465 static void vpu_reset(struct vpu_service_info *pservice)
\r
467 #if defined(CONFIG_ARCH_RK29)
\r
468 clk_disable(aclk_ddr_vepu);
\r
469 cru_set_soft_reset(SOFT_RST_CPU_VODEC_A2A_AHB, true);
\r
470 cru_set_soft_reset(SOFT_RST_DDR_VCODEC_PORT, true);
\r
471 cru_set_soft_reset(SOFT_RST_VCODEC_AHB_BUS, true);
\r
472 cru_set_soft_reset(SOFT_RST_VCODEC_AXI_BUS, true);
\r
474 cru_set_soft_reset(SOFT_RST_VCODEC_AXI_BUS, false);
\r
475 cru_set_soft_reset(SOFT_RST_VCODEC_AHB_BUS, false);
\r
476 cru_set_soft_reset(SOFT_RST_DDR_VCODEC_PORT, false);
\r
477 cru_set_soft_reset(SOFT_RST_CPU_VODEC_A2A_AHB, false);
\r
478 clk_enable(aclk_ddr_vepu);
\r
479 #elif defined(CONFIG_ARCH_RK30)
\r
480 pmu_set_idle_request(IDLE_REQ_VIDEO, true);
\r
481 cru_set_soft_reset(SOFT_RST_CPU_VCODEC, true);
\r
482 cru_set_soft_reset(SOFT_RST_VCODEC_NIU_AXI, true);
\r
483 cru_set_soft_reset(SOFT_RST_VCODEC_AHB, true);
\r
484 cru_set_soft_reset(SOFT_RST_VCODEC_AXI, true);
\r
486 cru_set_soft_reset(SOFT_RST_VCODEC_AXI, false);
\r
487 cru_set_soft_reset(SOFT_RST_VCODEC_AHB, false);
\r
488 cru_set_soft_reset(SOFT_RST_VCODEC_NIU_AXI, false);
\r
489 cru_set_soft_reset(SOFT_RST_CPU_VCODEC, false);
\r
490 pmu_set_idle_request(IDLE_REQ_VIDEO, false);
\r
492 pservice->reg_codec = NULL;
\r
493 pservice->reg_pproc = NULL;
\r
494 pservice->reg_resev = NULL;
\r
497 static void reg_deinit(struct vpu_service_info *pservice, vpu_reg *reg);
\r
498 static void vpu_service_session_clear(struct vpu_service_info *pservice, vpu_session *session)
\r
501 list_for_each_entry_safe(reg, n, &session->waiting, session_link) {
\r
502 reg_deinit(pservice, reg);
\r
504 list_for_each_entry_safe(reg, n, &session->running, session_link) {
\r
505 reg_deinit(pservice, reg);
\r
507 list_for_each_entry_safe(reg, n, &session->done, session_link) {
\r
508 reg_deinit(pservice, reg);
\r
512 static void vpu_service_dump(struct vpu_service_info *pservice)
\r
515 vpu_reg *reg, *reg_tmp;
\r
516 vpu_session *session, *session_tmp;
\r
518 running = atomic_read(&pservice->total_running);
\r
519 printk("total_running %d\n", running);
\r
521 printk("reg_codec 0x%.8x\n", (unsigned int)pservice->reg_codec);
\r
522 printk("reg_pproc 0x%.8x\n", (unsigned int)pservice->reg_pproc);
\r
523 printk("reg_resev 0x%.8x\n", (unsigned int)pservice->reg_resev);
\r
525 list_for_each_entry_safe(session, session_tmp, &pservice->session, list_session) {
\r
526 printk("session pid %d type %d:\n", session->pid, session->type);
\r
527 running = atomic_read(&session->task_running);
\r
528 printk("task_running %d\n", running);
\r
529 list_for_each_entry_safe(reg, reg_tmp, &session->waiting, session_link) {
\r
530 printk("waiting register set 0x%.8x\n", (unsigned int)reg);
\r
532 list_for_each_entry_safe(reg, reg_tmp, &session->running, session_link) {
\r
533 printk("running register set 0x%.8x\n", (unsigned int)reg);
\r
535 list_for_each_entry_safe(reg, reg_tmp, &session->done, session_link) {
\r
536 printk("done register set 0x%.8x\n", (unsigned int)reg);
\r
541 static void vpu_service_power_off(struct vpu_service_info *pservice)
\r
544 if (!pservice->enabled) {
\r
548 pservice->enabled = false;
\r
549 total_running = atomic_read(&pservice->total_running);
\r
550 if (total_running) {
\r
551 pr_alert("alert: power off when %d task running!!\n", total_running);
\r
553 pr_alert("alert: delay 50 ms for running task\n");
\r
554 vpu_service_dump(pservice);
\r
557 printk("%s: power off...", dev_name(pservice->dev));
\r
559 #if VCODEC_CLOCK_ENABLE
\r
560 clk_disable_unprepare(pservice->pd_video);
\r
561 clk_disable_unprepare(pservice->hclk_vcodec);
\r
562 clk_disable_unprepare(pservice->aclk_vcodec);
\r
563 if (pservice->dev_id == VCODEC_DEVICE_ID_HEVC) {
\r
564 clk_disable_unprepare(pservice->clk_core);
\r
565 clk_disable_unprepare(pservice->clk_cabac);
\r
568 wake_unlock(&pservice->wake_lock);
\r
572 static inline void vpu_queue_power_off_work(struct vpu_service_info *pservice)
\r
574 queue_delayed_work(system_nrt_wq, &pservice->power_off_work, VPU_POWER_OFF_DELAY);
\r
577 static void vpu_power_off_work(struct work_struct *work_s)
\r
579 struct delayed_work *dlwork = container_of(work_s, struct delayed_work, work);
\r
580 struct vpu_service_info *pservice = container_of(dlwork, struct vpu_service_info, power_off_work);
\r
582 if (mutex_trylock(&pservice->lock)) {
\r
583 vpu_service_power_off(pservice);
\r
584 mutex_unlock(&pservice->lock);
\r
586 /* Come back later if the device is busy... */
\r
587 vpu_queue_power_off_work(pservice);
\r
591 static void vpu_service_power_on(struct vpu_service_info *pservice)
\r
593 static ktime_t last;
\r
594 ktime_t now = ktime_get();
\r
595 if (ktime_to_ns(ktime_sub(now, last)) > NSEC_PER_SEC) {
\r
596 cancel_delayed_work_sync(&pservice->power_off_work);
\r
597 vpu_queue_power_off_work(pservice);
\r
600 if (pservice->enabled)
\r
603 pservice->enabled = true;
\r
604 printk("%s: power on\n", dev_name(pservice->dev));
\r
606 #if VCODEC_CLOCK_ENABLE
\r
607 clk_prepare_enable(pservice->aclk_vcodec);
\r
608 clk_prepare_enable(pservice->hclk_vcodec);
\r
610 if (pservice->dev_id == VCODEC_DEVICE_ID_HEVC) {
\r
611 clk_prepare_enable(pservice->clk_core);
\r
612 clk_prepare_enable(pservice->clk_cabac);
\r
615 clk_prepare_enable(pservice->pd_video);
\r
618 #if defined(CONFIG_ARCH_RK319X)
\r
619 /// select aclk_vepu as vcodec clock source.
\r
620 #define BIT_VCODEC_SEL (1<<7)
\r
621 writel_relaxed(readl_relaxed(RK319X_GRF_BASE + GRF_SOC_CON1) | (BIT_VCODEC_SEL) | (BIT_VCODEC_SEL << 16), RK319X_GRF_BASE + GRF_SOC_CON1);
\r
625 wake_lock(&pservice->wake_lock);
\r
628 static inline bool reg_check_rmvb_wmv(vpu_reg *reg)
\r
630 unsigned long type = (reg->reg[3] & 0xF0000000) >> 28;
\r
631 return ((type == 8) || (type == 4));
\r
634 static inline bool reg_check_interlace(vpu_reg *reg)
\r
636 unsigned long type = (reg->reg[3] & (1 << 23));
\r
640 static inline enum VPU_DEC_FMT reg_check_fmt(vpu_reg *reg)
\r
642 enum VPU_DEC_FMT type = (enum VPU_DEC_FMT)((reg->reg[3] & 0xF0000000) >> 28);
\r
646 static inline int reg_probe_width(vpu_reg *reg)
\r
648 int width_in_mb = reg->reg[4] >> 23;
\r
650 return width_in_mb * 16;
\r
653 #if defined(CONFIG_VCODEC_MMU)
\r
654 static int vcodec_bufid_to_iova(struct vpu_service_info *pservice, u8 *tbl, int size, vpu_reg *reg)
\r
660 if (tbl == NULL || size <= 0) {
\r
661 dev_err(pservice->dev, "input arguments invalidate\n");
\r
665 vpu_service_power_on(pservice);
\r
667 for (i = 0; i < size; i++) {
\r
668 usr_fd = reg->reg[tbl[i]] & 0x3FF;
\r
670 if (tbl[i] == 41 && pservice->hw_info->hw_id != HEVC_ID && (reg->type == VPU_DEC || reg->type == VPU_DEC_PP)) {
\r
671 /* special for vpu dec num 41 regitster */
\r
672 offset = reg->reg[tbl[i]] >> 10 << 4;
\r
674 offset = reg->reg[tbl[i]] >> 10;
\r
678 struct ion_handle *hdl;
\r
680 struct vcodec_mem_region *mem_region;
\r
682 hdl = ion_import_dma_buf(pservice->ion_client, usr_fd);
\r
684 dev_err(pservice->dev, "import dma-buf from fd %d failed, reg[%d]\n", usr_fd, tbl[i]);
\r
685 return PTR_ERR(hdl);
\r
688 mem_region = kzalloc(sizeof(struct vcodec_mem_region), GFP_KERNEL);
\r
690 if (mem_region == NULL) {
\r
691 dev_err(pservice->dev, "allocate memory for iommu memory region failed\n");
\r
692 ion_free(pservice->ion_client, hdl);
\r
696 mem_region->hdl = hdl;
\r
698 ret = ion_map_iommu(pservice->dev, pservice->ion_client, mem_region->hdl, &mem_region->iova, &mem_region->len);
\r
700 dev_err(pservice->dev, "ion map iommu failed\n");
\r
702 ion_free(pservice->ion_client, hdl);
\r
705 reg->reg[tbl[i]] = mem_region->iova + offset;
\r
706 INIT_LIST_HEAD(&mem_region->reg_lnk);
\r
707 list_add_tail(&mem_region->reg_lnk, ®->mem_region_list);
\r
713 static int vcodec_reg_address_translate(struct vpu_service_info *pservice, vpu_reg *reg)
\r
719 hw_id = pservice->hw_info->hw_id;
\r
721 if (hw_id == HEVC_ID) {
\r
722 tbl = addr_tbl_hevc_dec;
\r
723 size = sizeof(addr_tbl_hevc_dec);
\r
725 if (reg->type == VPU_DEC || reg->type == VPU_DEC_PP) {
\r
726 switch (reg_check_fmt(reg)) {
\r
727 case VPU_DEC_FMT_H264:
\r
729 tbl = addr_tbl_vpu_h264dec;
\r
730 size = sizeof(addr_tbl_vpu_h264dec);
\r
733 case VPU_DEC_FMT_VP8:
\r
734 case VPU_DEC_FMT_VP7:
\r
736 tbl = addr_tbl_vpu_vp8dec;
\r
737 size = sizeof(addr_tbl_vpu_vp8dec);
\r
741 case VPU_DEC_FMT_VP6:
\r
743 tbl = addr_tbl_vpu_vp6dec;
\r
744 size = sizeof(addr_tbl_vpu_vp6dec);
\r
747 case VPU_DEC_FMT_VC1:
\r
749 tbl = addr_tbl_vpu_vc1dec;
\r
750 size = sizeof(addr_tbl_vpu_vc1dec);
\r
754 case VPU_DEC_FMT_JPEG:
\r
756 tbl = addr_tbl_vpu_jpegdec;
\r
757 size = sizeof(addr_tbl_vpu_jpegdec);
\r
761 tbl = addr_tbl_vpu_defaultdec;
\r
762 size = sizeof(addr_tbl_vpu_defaultdec);
\r
765 } else if (reg->type == VPU_ENC) {
\r
766 tbl = addr_tbl_vpu_enc;
\r
767 size = sizeof(addr_tbl_vpu_enc);
\r
772 return vcodec_bufid_to_iova(pservice, tbl, size, reg);
\r
779 static vpu_reg *reg_init(struct vpu_service_info *pservice, vpu_session *session, void __user *src, unsigned long size)
\r
781 vpu_reg *reg = kmalloc(sizeof(vpu_reg)+pservice->reg_size, GFP_KERNEL);
\r
783 pr_err("error: kmalloc fail in reg_init\n");
\r
787 if (size > pservice->reg_size) {
\r
788 printk("warning: vpu reg size %lu is larger than hw reg size %lu\n", size, pservice->reg_size);
\r
789 size = pservice->reg_size;
\r
791 reg->session = session;
\r
792 reg->type = session->type;
\r
794 reg->freq = VPU_FREQ_DEFAULT;
\r
795 reg->reg = (unsigned long *)®[1];
\r
796 INIT_LIST_HEAD(®->session_link);
\r
797 INIT_LIST_HEAD(®->status_link);
\r
799 #if defined(CONFIG_VCODEC_MMU)
\r
800 INIT_LIST_HEAD(®->mem_region_list);
\r
803 if (copy_from_user(®->reg[0], (void __user *)src, size)) {
\r
804 pr_err("error: copy_from_user failed in reg_init\n");
\r
809 #if defined(CONFIG_VCODEC_MMU)
\r
810 if (0 > vcodec_reg_address_translate(pservice, reg)) {
\r
811 pr_err("error: translate reg address failed\n");
\r
817 mutex_lock(&pservice->lock);
\r
818 list_add_tail(®->status_link, &pservice->waiting);
\r
819 list_add_tail(®->session_link, &session->waiting);
\r
820 mutex_unlock(&pservice->lock);
\r
822 if (pservice->auto_freq) {
\r
823 if (!soc_is_rk2928g()) {
\r
824 if (reg->type == VPU_DEC || reg->type == VPU_DEC_PP) {
\r
825 if (reg_check_rmvb_wmv(reg)) {
\r
826 reg->freq = VPU_FREQ_200M;
\r
827 } else if (reg_check_fmt(reg) == VPU_DEC_FMT_H264) {
\r
828 if (reg_probe_width(reg) > 3200) {
\r
829 // raise frequency for 4k avc.
\r
830 reg->freq = VPU_FREQ_500M;
\r
833 if (reg_check_interlace(reg)) {
\r
834 reg->freq = VPU_FREQ_400M;
\r
838 if (reg->type == VPU_PP) {
\r
839 reg->freq = VPU_FREQ_400M;
\r
847 static void reg_deinit(struct vpu_service_info *pservice, vpu_reg *reg)
\r
849 #if defined(CONFIG_VCODEC_MMU)
\r
850 struct vcodec_mem_region *mem_region = NULL, *n;
\r
853 list_del_init(®->session_link);
\r
854 list_del_init(®->status_link);
\r
855 if (reg == pservice->reg_codec)
\r
856 pservice->reg_codec = NULL;
\r
857 if (reg == pservice->reg_pproc)
\r
858 pservice->reg_pproc = NULL;
\r
860 #if defined(CONFIG_VCODEC_MMU)
\r
861 // release memory region attach to this registers table.
\r
862 list_for_each_entry_safe(mem_region, n, ®->mem_region_list, reg_lnk) {
\r
863 ion_unmap_iommu(pservice->dev, pservice->ion_client, mem_region->hdl);
\r
864 ion_free(pservice->ion_client, mem_region->hdl);
\r
865 list_del_init(&mem_region->reg_lnk);
\r
873 static void reg_from_wait_to_run(struct vpu_service_info *pservice, vpu_reg *reg)
\r
875 list_del_init(®->status_link);
\r
876 list_add_tail(®->status_link, &pservice->running);
\r
878 list_del_init(®->session_link);
\r
879 list_add_tail(®->session_link, ®->session->running);
\r
882 static void reg_copy_from_hw(vpu_reg *reg, volatile u32 *src, u32 count)
\r
885 u32 *dst = (u32 *)®->reg[0];
\r
886 for (i = 0; i < count; i++)
\r
890 static void reg_from_run_to_done(struct vpu_service_info *pservice, vpu_reg *reg)
\r
893 list_del_init(®->status_link);
\r
894 list_add_tail(®->status_link, &pservice->done);
\r
896 list_del_init(®->session_link);
\r
897 list_add_tail(®->session_link, ®->session->done);
\r
899 switch (reg->type) {
\r
901 pservice->reg_codec = NULL;
\r
902 reg_copy_from_hw(reg, pservice->enc_dev.hwregs, pservice->hw_info->enc_reg_num);
\r
903 irq_reg = ENC_INTERRUPT_REGISTER;
\r
907 int reg_len = pservice->hw_info->hw_id == HEVC_ID ? REG_NUM_HEVC_DEC : REG_NUM_9190_DEC;
\r
908 pservice->reg_codec = NULL;
\r
909 reg_copy_from_hw(reg, pservice->dec_dev.hwregs, reg_len);
\r
910 irq_reg = DEC_INTERRUPT_REGISTER;
\r
914 pservice->reg_pproc = NULL;
\r
915 reg_copy_from_hw(reg, pservice->dec_dev.hwregs + PP_INTERRUPT_REGISTER, REG_NUM_9190_PP);
\r
916 pservice->dec_dev.hwregs[PP_INTERRUPT_REGISTER] = 0;
\r
919 case VPU_DEC_PP : {
\r
920 pservice->reg_codec = NULL;
\r
921 pservice->reg_pproc = NULL;
\r
922 reg_copy_from_hw(reg, pservice->dec_dev.hwregs, REG_NUM_9190_DEC_PP);
\r
923 pservice->dec_dev.hwregs[PP_INTERRUPT_REGISTER] = 0;
\r
927 pr_err("error: copy reg from hw with unknown type %d\n", reg->type);
\r
932 if (irq_reg != -1) {
\r
933 reg->reg[irq_reg] = pservice->irq_status;
\r
936 atomic_sub(1, ®->session->task_running);
\r
937 atomic_sub(1, &pservice->total_running);
\r
938 wake_up(®->session->wait);
\r
941 static void vpu_service_set_freq(struct vpu_service_info *pservice, vpu_reg *reg)
\r
943 VPU_FREQ curr = atomic_read(&pservice->freq_status);
\r
944 if (curr == reg->freq) {
\r
947 atomic_set(&pservice->freq_status, reg->freq);
\r
948 switch (reg->freq) {
\r
949 case VPU_FREQ_200M : {
\r
950 clk_set_rate(pservice->aclk_vcodec, 200*MHZ);
\r
951 //printk("default: 200M\n");
\r
953 case VPU_FREQ_266M : {
\r
954 clk_set_rate(pservice->aclk_vcodec, 266*MHZ);
\r
955 //printk("default: 266M\n");
\r
957 case VPU_FREQ_300M : {
\r
958 clk_set_rate(pservice->aclk_vcodec, 300*MHZ);
\r
959 //printk("default: 300M\n");
\r
961 case VPU_FREQ_400M : {
\r
962 clk_set_rate(pservice->aclk_vcodec, 400*MHZ);
\r
963 //printk("default: 400M\n");
\r
965 case VPU_FREQ_500M : {
\r
966 clk_set_rate(pservice->aclk_vcodec, 500*MHZ);
\r
968 case VPU_FREQ_600M : {
\r
969 clk_set_rate(pservice->aclk_vcodec, 600*MHZ);
\r
972 if (soc_is_rk2928g()) {
\r
973 clk_set_rate(pservice->aclk_vcodec, 400*MHZ);
\r
975 clk_set_rate(pservice->aclk_vcodec, 300*MHZ);
\r
977 //printk("default: 300M\n");
\r
982 #if HEVC_SIM_ENABLE
\r
983 static void simulate_start(struct vpu_service_info *pservice);
\r
985 static void reg_copy_to_hw(struct vpu_service_info *pservice, vpu_reg *reg)
\r
988 u32 *src = (u32 *)®->reg[0];
\r
989 atomic_add(1, &pservice->total_running);
\r
990 atomic_add(1, ®->session->task_running);
\r
991 if (pservice->auto_freq) {
\r
992 vpu_service_set_freq(pservice, reg);
\r
994 switch (reg->type) {
\r
996 int enc_count = pservice->hw_info->enc_reg_num;
\r
997 u32 *dst = (u32 *)pservice->enc_dev.hwregs;
\r
999 pservice->reg_codec = reg;
\r
1001 dst[VPU_REG_EN_ENC] = src[VPU_REG_EN_ENC] & 0x6;
\r
1003 for (i = 0; i < VPU_REG_EN_ENC; i++)
\r
1006 for (i = VPU_REG_EN_ENC + 1; i < enc_count; i++)
\r
1011 dst[VPU_REG_ENC_GATE] = src[VPU_REG_ENC_GATE] | VPU_REG_ENC_GATE_BIT;
\r
1012 dst[VPU_REG_EN_ENC] = src[VPU_REG_EN_ENC];
\r
1014 #if VPU_SERVICE_SHOW_TIME
\r
1015 do_gettimeofday(&enc_start);
\r
1020 u32 *dst = (u32 *)pservice->dec_dev.hwregs;
\r
1022 pservice->reg_codec = reg;
\r
1024 if (pservice->hw_info->hw_id != HEVC_ID) {
\r
1025 for (i = REG_NUM_9190_DEC - 1; i > VPU_REG_DEC_GATE; i--)
\r
1028 for (i = REG_NUM_HEVC_DEC - 1; i > VPU_REG_EN_DEC; i--) {
\r
1035 if (pservice->hw_info->hw_id != HEVC_ID) {
\r
1036 dst[VPU_REG_DEC_GATE] = src[VPU_REG_DEC_GATE] | VPU_REG_DEC_GATE_BIT;
\r
1037 dst[VPU_REG_EN_DEC] = src[VPU_REG_EN_DEC];
\r
1039 dst[VPU_REG_EN_DEC] = src[VPU_REG_EN_DEC];
\r
1045 #if VPU_SERVICE_SHOW_TIME
\r
1046 do_gettimeofday(&dec_start);
\r
1051 u32 *dst = (u32 *)pservice->dec_dev.hwregs + PP_INTERRUPT_REGISTER;
\r
1052 pservice->reg_pproc = reg;
\r
1054 dst[VPU_REG_PP_GATE] = src[VPU_REG_PP_GATE] | VPU_REG_PP_GATE_BIT;
\r
1056 for (i = VPU_REG_PP_GATE + 1; i < REG_NUM_9190_PP; i++)
\r
1061 dst[VPU_REG_EN_PP] = src[VPU_REG_EN_PP];
\r
1063 #if VPU_SERVICE_SHOW_TIME
\r
1064 do_gettimeofday(&pp_start);
\r
1068 case VPU_DEC_PP : {
\r
1069 u32 *dst = (u32 *)pservice->dec_dev.hwregs;
\r
1070 pservice->reg_codec = reg;
\r
1071 pservice->reg_pproc = reg;
\r
1073 for (i = VPU_REG_EN_DEC_PP + 1; i < REG_NUM_9190_DEC_PP; i++)
\r
1076 dst[VPU_REG_EN_DEC_PP] = src[VPU_REG_EN_DEC_PP] | 0x2;
\r
1079 dst[VPU_REG_DEC_PP_GATE] = src[VPU_REG_DEC_PP_GATE] | VPU_REG_PP_GATE_BIT;
\r
1080 dst[VPU_REG_DEC_GATE] = src[VPU_REG_DEC_GATE] | VPU_REG_DEC_GATE_BIT;
\r
1081 dst[VPU_REG_EN_DEC] = src[VPU_REG_EN_DEC];
\r
1083 #if VPU_SERVICE_SHOW_TIME
\r
1084 do_gettimeofday(&dec_start);
\r
1089 pr_err("error: unsupport session type %d", reg->type);
\r
1090 atomic_sub(1, &pservice->total_running);
\r
1091 atomic_sub(1, ®->session->task_running);
\r
1096 #if HEVC_SIM_ENABLE
\r
1097 if (pservice->hw_info->hw_id == HEVC_ID) {
\r
1098 simulate_start(pservice);
\r
1103 static void try_set_reg(struct vpu_service_info *pservice)
\r
1105 // first get reg from reg list
\r
1106 if (!list_empty(&pservice->waiting)) {
\r
1108 vpu_reg *reg = list_entry(pservice->waiting.next, vpu_reg, status_link);
\r
1110 vpu_service_power_on(pservice);
\r
1112 switch (reg->type) {
\r
1114 if ((NULL == pservice->reg_codec) && (NULL == pservice->reg_pproc))
\r
1118 if (NULL == pservice->reg_codec)
\r
1120 if (pservice->auto_freq && (NULL != pservice->reg_pproc)) {
\r
1125 if (NULL == pservice->reg_codec) {
\r
1126 if (NULL == pservice->reg_pproc)
\r
1129 if ((VPU_DEC == pservice->reg_codec->type) && (NULL == pservice->reg_pproc))
\r
1131 // can not charge frequency when vpu is working
\r
1132 if (pservice->auto_freq) {
\r
1137 case VPU_DEC_PP : {
\r
1138 if ((NULL == pservice->reg_codec) && (NULL == pservice->reg_pproc))
\r
1142 printk("undefined reg type %d\n", reg->type);
\r
1146 reg_from_wait_to_run(pservice, reg);
\r
1147 reg_copy_to_hw(pservice, reg);
\r
1152 static int return_reg(struct vpu_service_info *pservice, vpu_reg *reg, u32 __user *dst)
\r
1155 switch (reg->type) {
\r
1157 if (copy_to_user(dst, ®->reg[0], pservice->hw_info->enc_io_size))
\r
1162 int reg_len = pservice->hw_info->hw_id == HEVC_ID ? REG_NUM_HEVC_DEC : REG_NUM_9190_DEC;
\r
1163 if (copy_to_user(dst, ®->reg[0], SIZE_REG(reg_len)))
\r
1168 if (copy_to_user(dst, ®->reg[0], SIZE_REG(REG_NUM_9190_PP)))
\r
1172 case VPU_DEC_PP : {
\r
1173 if (copy_to_user(dst, ®->reg[0], SIZE_REG(REG_NUM_9190_DEC_PP)))
\r
1179 pr_err("error: copy reg to user with unknown type %d\n", reg->type);
\r
1183 reg_deinit(pservice, reg);
\r
1187 static long vpu_service_ioctl(struct file *filp, unsigned int cmd, unsigned long arg)
\r
1189 struct vpu_service_info *pservice = container_of(filp->f_dentry->d_inode->i_cdev, struct vpu_service_info, cdev);
\r
1190 vpu_session *session = (vpu_session *)filp->private_data;
\r
1191 if (NULL == session) {
\r
1196 case VPU_IOC_SET_CLIENT_TYPE : {
\r
1197 session->type = (VPU_CLIENT_TYPE)arg;
\r
1200 case VPU_IOC_GET_HW_FUSE_STATUS : {
\r
1202 if (copy_from_user(&req, (void __user *)arg, sizeof(vpu_request))) {
\r
1203 pr_err("error: VPU_IOC_GET_HW_FUSE_STATUS copy_from_user failed\n");
\r
1206 if (VPU_ENC != session->type) {
\r
1207 if (copy_to_user((void __user *)req.req, &pservice->dec_config, sizeof(VPUHwDecConfig_t))) {
\r
1208 pr_err("error: VPU_IOC_GET_HW_FUSE_STATUS copy_to_user failed type %d\n", session->type);
\r
1212 if (copy_to_user((void __user *)req.req, &pservice->enc_config, sizeof(VPUHwEncConfig_t))) {
\r
1213 pr_err("error: VPU_IOC_GET_HW_FUSE_STATUS copy_to_user failed type %d\n", session->type);
\r
1221 case VPU_IOC_SET_REG : {
\r
1224 if (copy_from_user(&req, (void __user *)arg, sizeof(vpu_request))) {
\r
1225 pr_err("error: VPU_IOC_SET_REG copy_from_user failed\n");
\r
1228 reg = reg_init(pservice, session, (void __user *)req.req, req.size);
\r
1229 if (NULL == reg) {
\r
1232 mutex_lock(&pservice->lock);
\r
1233 try_set_reg(pservice);
\r
1234 mutex_unlock(&pservice->lock);
\r
1239 case VPU_IOC_GET_REG : {
\r
1242 if (copy_from_user(&req, (void __user *)arg, sizeof(vpu_request))) {
\r
1243 pr_err("error: VPU_IOC_GET_REG copy_from_user failed\n");
\r
1246 int ret = wait_event_timeout(session->wait, !list_empty(&session->done), VPU_TIMEOUT_DELAY);
\r
1247 if (!list_empty(&session->done)) {
\r
1249 pr_err("warning: pid %d wait task sucess but wait_evernt ret %d\n", session->pid, ret);
\r
1253 if (unlikely(ret < 0)) {
\r
1254 pr_err("error: pid %d wait task ret %d\n", session->pid, ret);
\r
1255 } else if (0 == ret) {
\r
1256 pr_err("error: pid %d wait %d task done timeout\n", session->pid, atomic_read(&session->task_running));
\r
1261 int task_running = atomic_read(&session->task_running);
\r
1262 mutex_lock(&pservice->lock);
\r
1263 vpu_service_dump(pservice);
\r
1264 if (task_running) {
\r
1265 atomic_set(&session->task_running, 0);
\r
1266 atomic_sub(task_running, &pservice->total_running);
\r
1267 printk("%d task is running but not return, reset hardware...", task_running);
\r
1268 vpu_reset(pservice);
\r
1271 vpu_service_session_clear(pservice, session);
\r
1272 mutex_unlock(&pservice->lock);
\r
1276 mutex_lock(&pservice->lock);
\r
1277 reg = list_entry(session->done.next, vpu_reg, session_link);
\r
1278 return_reg(pservice, reg, (u32 __user *)req.req);
\r
1279 mutex_unlock(&pservice->lock);
\r
1282 case VPU_IOC_PROBE_IOMMU_STATUS: {
\r
1283 #if defined(CONFIG_VCODEC_MMU)
\r
1284 int iommu_enable = 1;
\r
1286 int iommu_enable = 0;
\r
1288 if (copy_to_user((void __user *)arg, &iommu_enable, sizeof(int))) {
\r
1289 pr_err("error: VPU_IOC_PROBE_IOMMU_STATUS copy_to_user failed\n");
\r
1295 pr_err("error: unknow vpu service ioctl cmd %x\n", cmd);
\r
1303 static int vpu_service_check_hw(vpu_service_info *p, unsigned long hw_addr)
\r
1305 int ret = -EINVAL, i = 0;
\r
1306 volatile u32 *tmp = (volatile u32 *)ioremap_nocache(hw_addr, 0x4);
\r
1307 u32 enc_id = *tmp;
\r
1309 #if HEVC_SIM_ENABLE
\r
1310 /// temporary, hevc driver test.
\r
1311 if (strncmp(dev_name(p->dev), "hevc_service", strlen("hevc_service")) == 0) {
\r
1312 p->hw_info = &vpu_hw_set[2];
\r
1317 enc_id = (enc_id >> 16) & 0xFFFF;
\r
1318 pr_info("checking hw id %x\n", enc_id);
\r
1319 p->hw_info = NULL;
\r
1320 for (i = 0; i < ARRAY_SIZE(vpu_hw_set); i++) {
\r
1321 if (enc_id == vpu_hw_set[i].hw_id) {
\r
1322 p->hw_info = &vpu_hw_set[i];
\r
1327 iounmap((void *)tmp);
\r
1331 static int vpu_service_open(struct inode *inode, struct file *filp)
\r
1333 struct vpu_service_info *pservice = container_of(inode->i_cdev, struct vpu_service_info, cdev);
\r
1334 vpu_session *session = (vpu_session *)kmalloc(sizeof(vpu_session), GFP_KERNEL);
\r
1335 if (NULL == session) {
\r
1336 pr_err("error: unable to allocate memory for vpu_session.");
\r
1340 session->type = VPU_TYPE_BUTT;
\r
1341 session->pid = current->pid;
\r
1342 INIT_LIST_HEAD(&session->waiting);
\r
1343 INIT_LIST_HEAD(&session->running);
\r
1344 INIT_LIST_HEAD(&session->done);
\r
1345 INIT_LIST_HEAD(&session->list_session);
\r
1346 init_waitqueue_head(&session->wait);
\r
1347 atomic_set(&session->task_running, 0);
\r
1348 mutex_lock(&pservice->lock);
\r
1349 list_add_tail(&session->list_session, &pservice->session);
\r
1350 filp->private_data = (void *)session;
\r
1351 mutex_unlock(&pservice->lock);
\r
1353 pr_debug("dev opened\n");
\r
1354 return nonseekable_open(inode, filp);
\r
1357 static int vpu_service_release(struct inode *inode, struct file *filp)
\r
1359 struct vpu_service_info *pservice = container_of(inode->i_cdev, struct vpu_service_info, cdev);
\r
1361 vpu_session *session = (vpu_session *)filp->private_data;
\r
1362 if (NULL == session)
\r
1365 task_running = atomic_read(&session->task_running);
\r
1366 if (task_running) {
\r
1367 pr_err("error: vpu_service session %d still has %d task running when closing\n", session->pid, task_running);
\r
1370 wake_up(&session->wait);
\r
1372 mutex_lock(&pservice->lock);
\r
1373 /* remove this filp from the asynchronusly notified filp's */
\r
1374 list_del_init(&session->list_session);
\r
1375 vpu_service_session_clear(pservice, session);
\r
1377 filp->private_data = NULL;
\r
1378 mutex_unlock(&pservice->lock);
\r
1380 pr_debug("dev closed\n");
\r
1384 static const struct file_operations vpu_service_fops = {
\r
1385 .unlocked_ioctl = vpu_service_ioctl,
\r
1386 .open = vpu_service_open,
\r
1387 .release = vpu_service_release,
\r
1388 //.fasync = vpu_service_fasync,
\r
1391 static irqreturn_t vdpu_irq(int irq, void *dev_id);
\r
1392 static irqreturn_t vdpu_isr(int irq, void *dev_id);
\r
1393 static irqreturn_t vepu_irq(int irq, void *dev_id);
\r
1394 static irqreturn_t vepu_isr(int irq, void *dev_id);
\r
1395 static void get_hw_info(struct vpu_service_info *pservice);
\r
1397 #if HEVC_SIM_ENABLE
\r
1398 static void simulate_work(struct work_struct *work_s)
\r
1400 struct delayed_work *dlwork = container_of(work_s, struct delayed_work, work);
\r
1401 struct vpu_service_info *pservice = container_of(dlwork, struct vpu_service_info, simulate_work);
\r
1402 vpu_device *dev = &pservice->dec_dev;
\r
1404 if (!list_empty(&pservice->running)) {
\r
1405 atomic_add(1, &dev->irq_count_codec);
\r
1406 vdpu_isr(0, (void*)pservice);
\r
1408 //simulate_start(pservice);
\r
1409 pr_err("empty running queue\n");
\r
1413 static void simulate_init(struct vpu_service_info *pservice)
\r
1415 INIT_DELAYED_WORK(&pservice->simulate_work, simulate_work);
\r
1418 static void simulate_start(struct vpu_service_info *pservice)
\r
1420 cancel_delayed_work_sync(&pservice->power_off_work);
\r
1421 queue_delayed_work(system_nrt_wq, &pservice->simulate_work, VPU_SIMULATE_DELAY);
\r
1425 #if HEVC_TEST_ENABLE
\r
1426 static int hevc_test_case0(vpu_service_info *pservice);
\r
1428 #if defined(CONFIG_ION_ROCKCHIP)
\r
1429 extern struct ion_client *rockchip_ion_client_create(const char * name);
\r
1431 static int vcodec_probe(struct platform_device *pdev)
\r
1434 struct resource *res = NULL;
\r
1435 struct device *dev = &pdev->dev;
\r
1436 void __iomem *regs = NULL;
\r
1437 struct device_node *np = pdev->dev.of_node;
\r
1438 struct vpu_service_info *pservice = devm_kzalloc(dev, sizeof(struct vpu_service_info), GFP_KERNEL);
\r
1439 char *prop = (char*)dev_name(dev);
\r
1440 #if defined(CONFIG_VCODEC_MMU)
\r
1441 struct device *mmu_dev = NULL;
\r
1442 char mmu_dev_dts_name[40];
\r
1445 pr_info("probe device %s\n", dev_name(dev));
\r
1447 of_property_read_string(np, "name", (const char**)&prop);
\r
1448 dev_set_name(dev, prop);
\r
1450 if (strcmp(dev_name(dev), "hevc_service") == 0) {
\r
1451 pservice->dev_id = VCODEC_DEVICE_ID_HEVC;
\r
1452 } else if (strcmp(dev_name(dev), "vpu_service") == 0) {
\r
1453 pservice->dev_id = VCODEC_DEVICE_ID_VPU;
\r
1455 dev_err(dev, "Unknown device %s to probe\n", dev_name(dev));
\r
1459 wake_lock_init(&pservice->wake_lock, WAKE_LOCK_SUSPEND, "vpu");
\r
1460 INIT_LIST_HEAD(&pservice->waiting);
\r
1461 INIT_LIST_HEAD(&pservice->running);
\r
1462 INIT_LIST_HEAD(&pservice->done);
\r
1463 INIT_LIST_HEAD(&pservice->session);
\r
1464 mutex_init(&pservice->lock);
\r
1465 pservice->reg_codec = NULL;
\r
1466 pservice->reg_pproc = NULL;
\r
1467 atomic_set(&pservice->total_running, 0);
\r
1468 pservice->enabled = false;
\r
1470 pservice->dev = dev;
\r
1472 if (0 > vpu_get_clk(pservice)) {
\r
1476 INIT_DELAYED_WORK(&pservice->power_off_work, vpu_power_off_work);
\r
1478 vpu_service_power_on(pservice);
\r
1482 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
\r
1484 regs = devm_ioremap_resource(pservice->dev, res);
\r
1485 if (IS_ERR(regs)) {
\r
1486 ret = PTR_ERR(regs);
\r
1490 ret = vpu_service_check_hw(pservice, res->start);
\r
1492 pr_err("error: hw info check faild\n");
\r
1496 /// define regs address.
\r
1497 pservice->dec_dev.iobaseaddr = res->start + pservice->hw_info->dec_offset;
\r
1498 pservice->dec_dev.iosize = pservice->hw_info->dec_io_size;
\r
1500 pservice->dec_dev.hwregs = (volatile u32 *)((u8 *)regs + pservice->hw_info->dec_offset);
\r
1502 pservice->reg_size = pservice->dec_dev.iosize;
\r
1504 if (pservice->hw_info->hw_id != HEVC_ID) {
\r
1505 pservice->enc_dev.iobaseaddr = res->start + pservice->hw_info->enc_offset;
\r
1506 pservice->enc_dev.iosize = pservice->hw_info->enc_io_size;
\r
1508 pservice->reg_size = pservice->reg_size > pservice->enc_dev.iosize ? pservice->reg_size : pservice->enc_dev.iosize;
\r
1510 pservice->enc_dev.hwregs = (volatile u32 *)((u8 *)regs + pservice->hw_info->enc_offset);
\r
1512 pservice->irq_enc = platform_get_irq_byname(pdev, "irq_enc");
\r
1513 if (pservice->irq_enc < 0) {
\r
1514 dev_err(pservice->dev, "cannot find IRQ encoder\n");
\r
1519 ret = devm_request_threaded_irq(pservice->dev, pservice->irq_enc, vepu_irq, vepu_isr, 0, dev_name(pservice->dev), (void *)pservice);
\r
1521 dev_err(pservice->dev, "error: can't request vepu irq %d\n", pservice->irq_enc);
\r
1526 pservice->irq_dec = platform_get_irq_byname(pdev, "irq_dec");
\r
1527 if (pservice->irq_dec < 0) {
\r
1528 dev_err(pservice->dev, "cannot find IRQ decoder\n");
\r
1533 /* get the IRQ line */
\r
1534 ret = devm_request_threaded_irq(pservice->dev, pservice->irq_dec, vdpu_irq, vdpu_isr, 0, dev_name(pservice->dev), (void *)pservice);
\r
1536 dev_err(pservice->dev, "error: can't request vdpu irq %d\n", pservice->irq_dec);
\r
1540 atomic_set(&pservice->dec_dev.irq_count_codec, 0);
\r
1541 atomic_set(&pservice->dec_dev.irq_count_pp, 0);
\r
1542 atomic_set(&pservice->enc_dev.irq_count_codec, 0);
\r
1543 atomic_set(&pservice->enc_dev.irq_count_pp, 0);
\r
1546 ret = alloc_chrdev_region(&pservice->dev_t, 0, 1, dev_name(dev));
\r
1548 dev_err(dev, "alloc dev_t failed\n");
\r
1552 cdev_init(&pservice->cdev, &vpu_service_fops);
\r
1554 pservice->cdev.owner = THIS_MODULE;
\r
1555 pservice->cdev.ops = &vpu_service_fops;
\r
1557 ret = cdev_add(&pservice->cdev, pservice->dev_t, 1);
\r
1560 dev_err(dev, "add dev_t failed\n");
\r
1564 pservice->cls = class_create(THIS_MODULE, dev_name(dev));
\r
1566 if (IS_ERR(pservice->cls)) {
\r
1567 ret = PTR_ERR(pservice->cls);
\r
1568 dev_err(dev, "class_create err:%d\n", ret);
\r
1572 pservice->child_dev = device_create(pservice->cls, dev, pservice->dev_t, NULL, dev_name(dev));
\r
1574 platform_set_drvdata(pdev, pservice);
\r
1576 get_hw_info(pservice);
\r
1579 #ifdef CONFIG_DEBUG_FS
\r
1580 pservice->debugfs_dir = vcodec_debugfs_create_device_dir((char*)dev_name(dev), parent);
\r
1582 if (pservice->debugfs_dir == NULL) {
\r
1583 pr_err("create debugfs dir %s failed\n", dev_name(dev));
\r
1586 pservice->debugfs_file_regs = debugfs_create_file("regs", 0664,
\r
1587 pservice->debugfs_dir, pservice,
\r
1588 &debug_vcodec_fops);
\r
1591 #if defined(CONFIG_VCODEC_MMU)
\r
1592 pservice->ion_client = rockchip_ion_client_create("vpu");
\r
1593 if (IS_ERR(pservice->ion_client)) {
\r
1594 dev_err(&pdev->dev, "failed to create ion client for vcodec");
\r
1595 return PTR_ERR(pservice->ion_client);
\r
1597 dev_info(&pdev->dev, "vcodec ion client create success!\n");
\r
1600 if (pservice->hw_info->hw_id == HEVC_ID) {
\r
1601 sprintf(mmu_dev_dts_name, "iommu,hevc_mmu");
\r
1603 sprintf(mmu_dev_dts_name, "iommu,vpu_mmu");
\r
1606 mmu_dev = rockchip_get_sysmmu_device_by_compatible(mmu_dev_dts_name);
\r
1609 platform_set_sysmmu(mmu_dev, pservice->dev);
\r
1610 iovmm_activate(pservice->dev);
\r
1614 vpu_service_power_off(pservice);
\r
1615 pr_info("init success\n");
\r
1617 #if HEVC_SIM_ENABLE
\r
1618 if (pservice->hw_info->hw_id == HEVC_ID) {
\r
1619 simulate_init(pservice);
\r
1623 #if HEVC_TEST_ENABLE
\r
1624 hevc_test_case0(pservice);
\r
1630 pr_info("init failed\n");
\r
1631 vpu_service_power_off(pservice);
\r
1632 vpu_put_clk(pservice);
\r
1633 wake_lock_destroy(&pservice->wake_lock);
\r
1636 devm_release_mem_region(&pdev->dev, res->start, resource_size(res));
\r
1639 if (pservice->irq_enc > 0) {
\r
1640 free_irq(pservice->irq_enc, (void *)pservice);
\r
1643 if (pservice->irq_dec > 0) {
\r
1644 free_irq(pservice->irq_dec, (void *)pservice);
\r
1647 if (pservice->child_dev) {
\r
1648 device_destroy(pservice->cls, pservice->dev_t);
\r
1649 cdev_del(&pservice->cdev);
\r
1650 unregister_chrdev_region(pservice->dev_t, 1);
\r
1653 if (pservice->cls) {
\r
1654 class_destroy(pservice->cls);
\r
1660 static int vcodec_remove(struct platform_device *pdev)
\r
1662 struct vpu_service_info *pservice = platform_get_drvdata(pdev);
\r
1663 struct resource *res;
\r
1665 device_destroy(pservice->cls, pservice->dev_t);
\r
1666 class_destroy(pservice->cls);
\r
1667 cdev_del(&pservice->cdev);
\r
1668 unregister_chrdev_region(pservice->dev_t, 1);
\r
1670 free_irq(pservice->irq_enc, (void *)&pservice->enc_dev);
\r
1671 free_irq(pservice->irq_dec, (void *)&pservice->dec_dev);
\r
1672 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
\r
1673 devm_release_mem_region(&pdev->dev, res->start, resource_size(res));
\r
1674 vpu_put_clk(pservice);
\r
1675 wake_lock_destroy(&pservice->wake_lock);
\r
1677 #ifdef CONFIG_DEBUG_FS
\r
1678 if (pservice->debugfs_file_regs) {
\r
1679 debugfs_remove(pservice->debugfs_file_regs);
\r
1682 if (pservice->debugfs_dir) {
\r
1683 debugfs_remove(pservice->debugfs_dir);
\r
1690 #if defined(CONFIG_OF)
\r
1691 static const struct of_device_id vcodec_service_dt_ids[] = {
\r
1692 {.compatible = "vpu_service",},
\r
1693 {.compatible = "rockchip,hevc_service",},
\r
1698 static struct platform_driver vcodec_driver = {
\r
1699 .probe = vcodec_probe,
\r
1700 .remove = vcodec_remove,
\r
1703 .owner = THIS_MODULE,
\r
1704 #if defined(CONFIG_OF)
\r
1705 .of_match_table = of_match_ptr(vcodec_service_dt_ids),
\r
1710 static void get_hw_info(struct vpu_service_info *pservice)
\r
1712 VPUHwDecConfig_t *dec = &pservice->dec_config;
\r
1713 VPUHwEncConfig_t *enc = &pservice->enc_config;
\r
1715 if (pservice->dev_id == VCODEC_DEVICE_ID_VPU) {
\r
1716 u32 configReg = pservice->dec_dev.hwregs[VPU_DEC_HWCFG0];
\r
1717 u32 asicID = pservice->dec_dev.hwregs[0];
\r
1719 dec->h264Support = (configReg >> DWL_H264_E) & 0x3U;
\r
1720 dec->jpegSupport = (configReg >> DWL_JPEG_E) & 0x01U;
\r
1721 if (dec->jpegSupport && ((configReg >> DWL_PJPEG_E) & 0x01U))
\r
1722 dec->jpegSupport = JPEG_PROGRESSIVE;
\r
1723 dec->mpeg4Support = (configReg >> DWL_MPEG4_E) & 0x3U;
\r
1724 dec->vc1Support = (configReg >> DWL_VC1_E) & 0x3U;
\r
1725 dec->mpeg2Support = (configReg >> DWL_MPEG2_E) & 0x01U;
\r
1726 dec->sorensonSparkSupport = (configReg >> DWL_SORENSONSPARK_E) & 0x01U;
\r
1727 dec->refBufSupport = (configReg >> DWL_REF_BUFF_E) & 0x01U;
\r
1728 dec->vp6Support = (configReg >> DWL_VP6_E) & 0x01U;
\r
1730 if (!soc_is_rk3190() && !soc_is_rk3288()) {
\r
1731 dec->maxDecPicWidth = configReg & 0x07FFU;
\r
1733 dec->maxDecPicWidth = 4096;
\r
1736 /* 2nd Config register */
\r
1737 configReg = pservice->dec_dev.hwregs[VPU_DEC_HWCFG1];
\r
1738 if (dec->refBufSupport) {
\r
1739 if ((configReg >> DWL_REF_BUFF_ILACE_E) & 0x01U)
\r
1740 dec->refBufSupport |= 2;
\r
1741 if ((configReg >> DWL_REF_BUFF_DOUBLE_E) & 0x01U)
\r
1742 dec->refBufSupport |= 4;
\r
1744 dec->customMpeg4Support = (configReg >> DWL_MPEG4_CUSTOM_E) & 0x01U;
\r
1745 dec->vp7Support = (configReg >> DWL_VP7_E) & 0x01U;
\r
1746 dec->vp8Support = (configReg >> DWL_VP8_E) & 0x01U;
\r
1747 dec->avsSupport = (configReg >> DWL_AVS_E) & 0x01U;
\r
1749 /* JPEG xtensions */
\r
1750 if (((asicID >> 16) >= 0x8190U) || ((asicID >> 16) == 0x6731U)) {
\r
1751 dec->jpegESupport = (configReg >> DWL_JPEG_EXT_E) & 0x01U;
\r
1753 dec->jpegESupport = JPEG_EXT_NOT_SUPPORTED;
\r
1756 if (((asicID >> 16) >= 0x9170U) || ((asicID >> 16) == 0x6731U) ) {
\r
1757 dec->rvSupport = (configReg >> DWL_RV_E) & 0x03U;
\r
1759 dec->rvSupport = RV_NOT_SUPPORTED;
\r
1762 dec->mvcSupport = (configReg >> DWL_MVC_E) & 0x03U;
\r
1764 if (dec->refBufSupport && (asicID >> 16) == 0x6731U ) {
\r
1765 dec->refBufSupport |= 8; /* enable HW support for offset */
\r
1768 /// invalidate fuse register value in rk319x vpu and following.
\r
1769 if (!soc_is_rk3190() && !soc_is_rk3288()) {
\r
1770 VPUHwFuseStatus_t hwFuseSts;
\r
1771 /* Decoder fuse configuration */
\r
1772 u32 fuseReg = pservice->dec_dev.hwregs[VPU_DEC_HW_FUSE_CFG];
\r
1774 hwFuseSts.h264SupportFuse = (fuseReg >> DWL_H264_FUSE_E) & 0x01U;
\r
1775 hwFuseSts.mpeg4SupportFuse = (fuseReg >> DWL_MPEG4_FUSE_E) & 0x01U;
\r
1776 hwFuseSts.mpeg2SupportFuse = (fuseReg >> DWL_MPEG2_FUSE_E) & 0x01U;
\r
1777 hwFuseSts.sorensonSparkSupportFuse = (fuseReg >> DWL_SORENSONSPARK_FUSE_E) & 0x01U;
\r
1778 hwFuseSts.jpegSupportFuse = (fuseReg >> DWL_JPEG_FUSE_E) & 0x01U;
\r
1779 hwFuseSts.vp6SupportFuse = (fuseReg >> DWL_VP6_FUSE_E) & 0x01U;
\r
1780 hwFuseSts.vc1SupportFuse = (fuseReg >> DWL_VC1_FUSE_E) & 0x01U;
\r
1781 hwFuseSts.jpegProgSupportFuse = (fuseReg >> DWL_PJPEG_FUSE_E) & 0x01U;
\r
1782 hwFuseSts.rvSupportFuse = (fuseReg >> DWL_RV_FUSE_E) & 0x01U;
\r
1783 hwFuseSts.avsSupportFuse = (fuseReg >> DWL_AVS_FUSE_E) & 0x01U;
\r
1784 hwFuseSts.vp7SupportFuse = (fuseReg >> DWL_VP7_FUSE_E) & 0x01U;
\r
1785 hwFuseSts.vp8SupportFuse = (fuseReg >> DWL_VP8_FUSE_E) & 0x01U;
\r
1786 hwFuseSts.customMpeg4SupportFuse = (fuseReg >> DWL_CUSTOM_MPEG4_FUSE_E) & 0x01U;
\r
1787 hwFuseSts.mvcSupportFuse = (fuseReg >> DWL_MVC_FUSE_E) & 0x01U;
\r
1789 /* check max. decoder output width */
\r
1791 if (fuseReg & 0x8000U)
\r
1792 hwFuseSts.maxDecPicWidthFuse = 1920;
\r
1793 else if (fuseReg & 0x4000U)
\r
1794 hwFuseSts.maxDecPicWidthFuse = 1280;
\r
1795 else if (fuseReg & 0x2000U)
\r
1796 hwFuseSts.maxDecPicWidthFuse = 720;
\r
1797 else if (fuseReg & 0x1000U)
\r
1798 hwFuseSts.maxDecPicWidthFuse = 352;
\r
1799 else /* remove warning */
\r
1800 hwFuseSts.maxDecPicWidthFuse = 352;
\r
1802 hwFuseSts.refBufSupportFuse = (fuseReg >> DWL_REF_BUFF_FUSE_E) & 0x01U;
\r
1804 /* Pp configuration */
\r
1805 configReg = pservice->dec_dev.hwregs[VPU_PP_HW_SYNTH_CFG];
\r
1807 if ((configReg >> DWL_PP_E) & 0x01U) {
\r
1808 dec->ppSupport = 1;
\r
1809 dec->maxPpOutPicWidth = configReg & 0x07FFU;
\r
1810 /*pHwCfg->ppConfig = (configReg >> DWL_CFG_E) & 0x0FU; */
\r
1811 dec->ppConfig = configReg;
\r
1813 dec->ppSupport = 0;
\r
1814 dec->maxPpOutPicWidth = 0;
\r
1815 dec->ppConfig = 0;
\r
1818 /* check the HW versio */
\r
1819 if (((asicID >> 16) >= 0x8190U) || ((asicID >> 16) == 0x6731U)) {
\r
1820 /* Pp configuration */
\r
1821 configReg = pservice->dec_dev.hwregs[VPU_DEC_HW_FUSE_CFG];
\r
1823 if ((configReg >> DWL_PP_E) & 0x01U) {
\r
1824 /* Pp fuse configuration */
\r
1825 u32 fuseRegPp = pservice->dec_dev.hwregs[VPU_PP_HW_FUSE_CFG];
\r
1827 if ((fuseRegPp >> DWL_PP_FUSE_E) & 0x01U) {
\r
1828 hwFuseSts.ppSupportFuse = 1;
\r
1829 /* check max. pp output width */
\r
1830 if (fuseRegPp & 0x8000U) hwFuseSts.maxPpOutPicWidthFuse = 1920;
\r
1831 else if (fuseRegPp & 0x4000U) hwFuseSts.maxPpOutPicWidthFuse = 1280;
\r
1832 else if (fuseRegPp & 0x2000U) hwFuseSts.maxPpOutPicWidthFuse = 720;
\r
1833 else if (fuseRegPp & 0x1000U) hwFuseSts.maxPpOutPicWidthFuse = 352;
\r
1834 else hwFuseSts.maxPpOutPicWidthFuse = 352;
\r
1835 hwFuseSts.ppConfigFuse = fuseRegPp;
\r
1837 hwFuseSts.ppSupportFuse = 0;
\r
1838 hwFuseSts.maxPpOutPicWidthFuse = 0;
\r
1839 hwFuseSts.ppConfigFuse = 0;
\r
1842 hwFuseSts.ppSupportFuse = 0;
\r
1843 hwFuseSts.maxPpOutPicWidthFuse = 0;
\r
1844 hwFuseSts.ppConfigFuse = 0;
\r
1847 if (dec->maxDecPicWidth > hwFuseSts.maxDecPicWidthFuse)
\r
1848 dec->maxDecPicWidth = hwFuseSts.maxDecPicWidthFuse;
\r
1849 if (dec->maxPpOutPicWidth > hwFuseSts.maxPpOutPicWidthFuse)
\r
1850 dec->maxPpOutPicWidth = hwFuseSts.maxPpOutPicWidthFuse;
\r
1851 if (!hwFuseSts.h264SupportFuse) dec->h264Support = H264_NOT_SUPPORTED;
\r
1852 if (!hwFuseSts.mpeg4SupportFuse) dec->mpeg4Support = MPEG4_NOT_SUPPORTED;
\r
1853 if (!hwFuseSts.customMpeg4SupportFuse) dec->customMpeg4Support = MPEG4_CUSTOM_NOT_SUPPORTED;
\r
1854 if (!hwFuseSts.jpegSupportFuse) dec->jpegSupport = JPEG_NOT_SUPPORTED;
\r
1855 if ((dec->jpegSupport == JPEG_PROGRESSIVE) && !hwFuseSts.jpegProgSupportFuse)
\r
1856 dec->jpegSupport = JPEG_BASELINE;
\r
1857 if (!hwFuseSts.mpeg2SupportFuse) dec->mpeg2Support = MPEG2_NOT_SUPPORTED;
\r
1858 if (!hwFuseSts.vc1SupportFuse) dec->vc1Support = VC1_NOT_SUPPORTED;
\r
1859 if (!hwFuseSts.vp6SupportFuse) dec->vp6Support = VP6_NOT_SUPPORTED;
\r
1860 if (!hwFuseSts.vp7SupportFuse) dec->vp7Support = VP7_NOT_SUPPORTED;
\r
1861 if (!hwFuseSts.vp8SupportFuse) dec->vp8Support = VP8_NOT_SUPPORTED;
\r
1862 if (!hwFuseSts.ppSupportFuse) dec->ppSupport = PP_NOT_SUPPORTED;
\r
1864 /* check the pp config vs fuse status */
\r
1865 if ((dec->ppConfig & 0xFC000000) && ((hwFuseSts.ppConfigFuse & 0xF0000000) >> 5)) {
\r
1866 u32 deInterlace = ((dec->ppConfig & PP_DEINTERLACING) >> 25);
\r
1867 u32 alphaBlend = ((dec->ppConfig & PP_ALPHA_BLENDING) >> 24);
\r
1868 u32 deInterlaceFuse = (((hwFuseSts.ppConfigFuse >> 5) & PP_DEINTERLACING) >> 25);
\r
1869 u32 alphaBlendFuse = (((hwFuseSts.ppConfigFuse >> 5) & PP_ALPHA_BLENDING) >> 24);
\r
1871 if (deInterlace && !deInterlaceFuse) dec->ppConfig &= 0xFD000000;
\r
1872 if (alphaBlend && !alphaBlendFuse) dec->ppConfig &= 0xFE000000;
\r
1874 if (!hwFuseSts.sorensonSparkSupportFuse) dec->sorensonSparkSupport = SORENSON_SPARK_NOT_SUPPORTED;
\r
1875 if (!hwFuseSts.refBufSupportFuse) dec->refBufSupport = REF_BUF_NOT_SUPPORTED;
\r
1876 if (!hwFuseSts.rvSupportFuse) dec->rvSupport = RV_NOT_SUPPORTED;
\r
1877 if (!hwFuseSts.avsSupportFuse) dec->avsSupport = AVS_NOT_SUPPORTED;
\r
1878 if (!hwFuseSts.mvcSupportFuse) dec->mvcSupport = MVC_NOT_SUPPORTED;
\r
1882 configReg = pservice->enc_dev.hwregs[63];
\r
1883 enc->maxEncodedWidth = configReg & ((1 << 11) - 1);
\r
1884 enc->h264Enabled = (configReg >> 27) & 1;
\r
1885 enc->mpeg4Enabled = (configReg >> 26) & 1;
\r
1886 enc->jpegEnabled = (configReg >> 25) & 1;
\r
1887 enc->vsEnabled = (configReg >> 24) & 1;
\r
1888 enc->rgbEnabled = (configReg >> 28) & 1;
\r
1889 //enc->busType = (configReg >> 20) & 15;
\r
1890 //enc->synthesisLanguage = (configReg >> 16) & 15;
\r
1891 //enc->busWidth = (configReg >> 12) & 15;
\r
1892 enc->reg_size = pservice->reg_size;
\r
1893 enc->reserv[0] = enc->reserv[1] = 0;
\r
1895 pservice->auto_freq = soc_is_rk2928g() || soc_is_rk2928l() || soc_is_rk2926() || soc_is_rk3288();
\r
1896 if (pservice->auto_freq) {
\r
1897 pr_info("vpu_service set to auto frequency mode\n");
\r
1898 atomic_set(&pservice->freq_status, VPU_FREQ_BUT);
\r
1900 pservice->bug_dec_addr = cpu_is_rk30xx();
\r
1901 //printk("cpu 3066b bug %d\n", service.bug_dec_addr);
\r
1903 // disable frequency switch in hevc.
\r
1904 pservice->auto_freq = false;
\r
1908 static irqreturn_t vdpu_irq(int irq, void *dev_id)
\r
1910 struct vpu_service_info *pservice = (struct vpu_service_info*)dev_id;
\r
1911 vpu_device *dev = &pservice->dec_dev;
\r
1913 u32 irq_status = raw_status = readl(dev->hwregs + DEC_INTERRUPT_REGISTER);
\r
1915 pr_debug("dec_irq\n");
\r
1917 if (irq_status & DEC_INTERRUPT_BIT) {
\r
1918 pr_debug("dec_isr dec %x\n", irq_status);
\r
1919 if ((irq_status & 0x40001) == 0x40001)
\r
1922 irq_status = readl(dev->hwregs + DEC_INTERRUPT_REGISTER);
\r
1923 } while ((irq_status & 0x40001) == 0x40001);
\r
1926 /* clear dec IRQ */
\r
1927 if (pservice->hw_info->hw_id != HEVC_ID) {
\r
1928 writel(irq_status & (~DEC_INTERRUPT_BIT|DEC_BUFFER_EMPTY_BIT), dev->hwregs + DEC_INTERRUPT_REGISTER);
\r
1930 /*writel(irq_status
\r
1931 & (~(DEC_INTERRUPT_BIT|HEVC_DEC_INT_RAW_BIT|HEVC_DEC_STR_ERROR_BIT|HEVC_DEC_BUS_ERROR_BIT|HEVC_DEC_BUFFER_EMPTY_BIT)),
\r
1932 dev->hwregs + DEC_INTERRUPT_REGISTER);*/
\r
1934 writel(0, dev->hwregs + DEC_INTERRUPT_REGISTER);
\r
1936 atomic_add(1, &dev->irq_count_codec);
\r
1939 if (pservice->hw_info->hw_id != HEVC_ID) {
\r
1940 irq_status = readl(dev->hwregs + PP_INTERRUPT_REGISTER);
\r
1941 if (irq_status & PP_INTERRUPT_BIT) {
\r
1942 pr_debug("vdpu_isr pp %x\n", irq_status);
\r
1943 /* clear pp IRQ */
\r
1944 writel(irq_status & (~DEC_INTERRUPT_BIT), dev->hwregs + PP_INTERRUPT_REGISTER);
\r
1945 atomic_add(1, &dev->irq_count_pp);
\r
1949 pservice->irq_status = raw_status;
\r
1951 return IRQ_WAKE_THREAD;
\r
1954 static irqreturn_t vdpu_isr(int irq, void *dev_id)
\r
1956 struct vpu_service_info *pservice = (struct vpu_service_info*)dev_id;
\r
1957 vpu_device *dev = &pservice->dec_dev;
\r
1959 mutex_lock(&pservice->lock);
\r
1960 if (atomic_read(&dev->irq_count_codec)) {
\r
1961 #if VPU_SERVICE_SHOW_TIME
\r
1962 do_gettimeofday(&dec_end);
\r
1963 pr_info("dec task: %ld ms\n",
\r
1964 (dec_end.tv_sec - dec_start.tv_sec) * 1000 +
\r
1965 (dec_end.tv_usec - dec_start.tv_usec) / 1000);
\r
1967 atomic_sub(1, &dev->irq_count_codec);
\r
1968 if (NULL == pservice->reg_codec) {
\r
1969 pr_err("error: dec isr with no task waiting\n");
\r
1971 reg_from_run_to_done(pservice, pservice->reg_codec);
\r
1975 if (atomic_read(&dev->irq_count_pp)) {
\r
1977 #if VPU_SERVICE_SHOW_TIME
\r
1978 do_gettimeofday(&pp_end);
\r
1979 printk("pp task: %ld ms\n",
\r
1980 (pp_end.tv_sec - pp_start.tv_sec) * 1000 +
\r
1981 (pp_end.tv_usec - pp_start.tv_usec) / 1000);
\r
1984 atomic_sub(1, &dev->irq_count_pp);
\r
1985 if (NULL == pservice->reg_pproc) {
\r
1986 pr_err("error: pp isr with no task waiting\n");
\r
1988 reg_from_run_to_done(pservice, pservice->reg_pproc);
\r
1991 try_set_reg(pservice);
\r
1992 mutex_unlock(&pservice->lock);
\r
1993 return IRQ_HANDLED;
\r
1996 static irqreturn_t vepu_irq(int irq, void *dev_id)
\r
1998 //struct vpu_device *dev = (struct vpu_device *) dev_id;
\r
1999 struct vpu_service_info *pservice = (struct vpu_service_info*)dev_id;
\r
2000 vpu_device *dev = &pservice->enc_dev;
\r
2001 u32 irq_status = readl(dev->hwregs + ENC_INTERRUPT_REGISTER);
\r
2003 pr_debug("vepu_irq irq status %x\n", irq_status);
\r
2005 #if VPU_SERVICE_SHOW_TIME
\r
2006 do_gettimeofday(&enc_end);
\r
2007 pr_info("enc task: %ld ms\n",
\r
2008 (enc_end.tv_sec - enc_start.tv_sec) * 1000 +
\r
2009 (enc_end.tv_usec - enc_start.tv_usec) / 1000);
\r
2012 if (likely(irq_status & ENC_INTERRUPT_BIT)) {
\r
2013 /* clear enc IRQ */
\r
2014 writel(irq_status & (~ENC_INTERRUPT_BIT), dev->hwregs + ENC_INTERRUPT_REGISTER);
\r
2015 atomic_add(1, &dev->irq_count_codec);
\r
2018 pservice->irq_status = irq_status;
\r
2020 return IRQ_WAKE_THREAD;
\r
2023 static irqreturn_t vepu_isr(int irq, void *dev_id)
\r
2025 //struct vpu_device *dev = (struct vpu_device *) dev_id;
\r
2026 struct vpu_service_info *pservice = (struct vpu_service_info*)dev_id;
\r
2027 vpu_device *dev = &pservice->enc_dev;
\r
2029 mutex_lock(&pservice->lock);
\r
2030 if (atomic_read(&dev->irq_count_codec)) {
\r
2031 atomic_sub(1, &dev->irq_count_codec);
\r
2032 if (NULL == pservice->reg_codec) {
\r
2033 pr_err("error: enc isr with no task waiting\n");
\r
2035 reg_from_run_to_done(pservice, pservice->reg_codec);
\r
2038 try_set_reg(pservice);
\r
2039 mutex_unlock(&pservice->lock);
\r
2040 return IRQ_HANDLED;
\r
2043 static int __init vcodec_service_init(void)
\r
2047 if ((ret = platform_driver_register(&vcodec_driver)) != 0) {
\r
2048 pr_err("Platform device register failed (%d).\n", ret);
\r
2052 #ifdef CONFIG_DEBUG_FS
\r
2053 vcodec_debugfs_init();
\r
2059 static void __exit vcodec_service_exit(void)
\r
2061 #ifdef CONFIG_DEBUG_FS
\r
2062 vcodec_debugfs_exit();
\r
2065 platform_driver_unregister(&vcodec_driver);
\r
2068 module_init(vcodec_service_init);
\r
2069 module_exit(vcodec_service_exit);
\r
2071 #ifdef CONFIG_DEBUG_FS
\r
2072 #include <linux/seq_file.h>
\r
2074 static int vcodec_debugfs_init()
\r
2076 parent = debugfs_create_dir("vcodec", NULL);
\r
2083 static void vcodec_debugfs_exit()
\r
2085 debugfs_remove(parent);
\r
2088 static struct dentry* vcodec_debugfs_create_device_dir(char *dirname, struct dentry *parent)
\r
2090 return debugfs_create_dir(dirname, parent);
\r
2093 static int debug_vcodec_show(struct seq_file *s, void *unused)
\r
2095 struct vpu_service_info *pservice = s->private;
\r
2096 unsigned int i, n;
\r
2097 vpu_reg *reg, *reg_tmp;
\r
2098 vpu_session *session, *session_tmp;
\r
2100 mutex_lock(&pservice->lock);
\r
2101 vpu_service_power_on(pservice);
\r
2102 if (pservice->hw_info->hw_id != HEVC_ID) {
\r
2103 seq_printf(s, "\nENC Registers:\n");
\r
2104 n = pservice->enc_dev.iosize >> 2;
\r
2105 for (i = 0; i < n; i++) {
\r
2106 seq_printf(s, "\tswreg%d = %08X\n", i, readl(pservice->enc_dev.hwregs + i));
\r
2109 seq_printf(s, "\nDEC Registers:\n");
\r
2110 n = pservice->dec_dev.iosize >> 2;
\r
2111 for (i = 0; i < n; i++) {
\r
2112 seq_printf(s, "\tswreg%d = %08X\n", i, readl(pservice->dec_dev.hwregs + i));
\r
2115 seq_printf(s, "\nvpu service status:\n");
\r
2116 list_for_each_entry_safe(session, session_tmp, &pservice->session, list_session) {
\r
2117 seq_printf(s, "session pid %d type %d:\n", session->pid, session->type);
\r
2118 //seq_printf(s, "waiting reg set %d\n");
\r
2119 list_for_each_entry_safe(reg, reg_tmp, &session->waiting, session_link) {
\r
2120 seq_printf(s, "waiting register set\n");
\r
2122 list_for_each_entry_safe(reg, reg_tmp, &session->running, session_link) {
\r
2123 seq_printf(s, "running register set\n");
\r
2125 list_for_each_entry_safe(reg, reg_tmp, &session->done, session_link) {
\r
2126 seq_printf(s, "done register set\n");
\r
2129 mutex_unlock(&pservice->lock);
\r
2134 static int debug_vcodec_open(struct inode *inode, struct file *file)
\r
2136 return single_open(file, debug_vcodec_show, inode->i_private);
\r
2141 #if HEVC_TEST_ENABLE & defined(CONFIG_ION_ROCKCHIP)
\r
2142 #include "hevc_test_inc/pps_00.h"
\r
2143 #include "hevc_test_inc/register_00.h"
\r
2144 #include "hevc_test_inc/rps_00.h"
\r
2145 #include "hevc_test_inc/scaling_list_00.h"
\r
2146 #include "hevc_test_inc/stream_00.h"
\r
2148 #include "hevc_test_inc/pps_01.h"
\r
2149 #include "hevc_test_inc/register_01.h"
\r
2150 #include "hevc_test_inc/rps_01.h"
\r
2151 #include "hevc_test_inc/scaling_list_01.h"
\r
2152 #include "hevc_test_inc/stream_01.h"
\r
2154 #include "hevc_test_inc/cabac.h"
\r
2156 extern struct ion_client *rockchip_ion_client_create(const char * name);
\r
2158 static struct ion_client *ion_client = NULL;
\r
2159 u8* get_align_ptr(u8* tbl, int len, u32 *phy)
\r
2161 int size = (len+15) & (~15);
\r
2162 struct ion_handle *handle;
\r
2163 u8 *ptr;// = (u8*)kzalloc(size, GFP_KERNEL);
\r
2165 if (ion_client == NULL) {
\r
2166 ion_client = rockchip_ion_client_create("vcodec");
\r
2169 handle = ion_alloc(ion_client, (size_t)len, 16, ION_HEAP(ION_CMA_HEAP_ID), 0);
\r
2171 ptr = ion_map_kernel(ion_client, handle);
\r
2173 ion_phys(ion_client, handle, phy, &size);
\r
2175 memcpy(ptr, tbl, len);
\r
2180 u8* get_align_ptr_no_copy(int len, u32 *phy)
\r
2182 int size = (len+15) & (~15);
\r
2183 struct ion_handle *handle;
\r
2184 u8 *ptr;// = (u8*)kzalloc(size, GFP_KERNEL);
\r
2186 if (ion_client == NULL) {
\r
2187 ion_client = rockchip_ion_client_create("vcodec");
\r
2190 handle = ion_alloc(ion_client, (size_t)len, 16, ION_HEAP(ION_CMA_HEAP_ID), 0);
\r
2192 ptr = ion_map_kernel(ion_client, handle);
\r
2194 ion_phys(ion_client, handle, phy, &size);
\r
2199 #define TEST_CNT 2
\r
2200 static int hevc_test_case0(vpu_service_info *pservice)
\r
2202 vpu_session session;
\r
2204 unsigned long size = 272;//sizeof(register_00); // registers array length
\r
2208 u8 *pps_tbl[TEST_CNT];
\r
2209 u8 *register_tbl[TEST_CNT];
\r
2210 u8 *rps_tbl[TEST_CNT];
\r
2211 u8 *scaling_list_tbl[TEST_CNT];
\r
2212 u8 *stream_tbl[TEST_CNT];
\r
2214 int stream_size[2];
\r
2218 int cabac_size[2];
\r
2228 volatile u8 *stream_buf;
\r
2229 volatile u8 *pps_buf;
\r
2230 volatile u8 *rps_buf;
\r
2231 volatile u8 *scl_buf;
\r
2232 volatile u8 *yuv_buf;
\r
2233 volatile u8 *cabac_buf;
\r
2234 volatile u8 *ref_buf;
\r
2240 pps_tbl[0] = pps_00;
\r
2241 pps_tbl[1] = pps_01;
\r
2243 register_tbl[0] = register_00;
\r
2244 register_tbl[1] = register_01;
\r
2246 rps_tbl[0] = rps_00;
\r
2247 rps_tbl[1] = rps_01;
\r
2249 scaling_list_tbl[0] = scaling_list_00;
\r
2250 scaling_list_tbl[1] = scaling_list_01;
\r
2252 stream_tbl[0] = stream_00;
\r
2253 stream_tbl[1] = stream_01;
\r
2255 stream_size[0] = sizeof(stream_00);
\r
2256 stream_size[1] = sizeof(stream_01);
\r
2258 pps_size[0] = sizeof(pps_00);
\r
2259 pps_size[1] = sizeof(pps_01);
\r
2261 rps_size[0] = sizeof(rps_00);
\r
2262 rps_size[1] = sizeof(rps_01);
\r
2264 scl_size[0] = sizeof(scaling_list_00);
\r
2265 scl_size[1] = sizeof(scaling_list_01);
\r
2267 cabac_size[0] = sizeof(Cabac_table);
\r
2268 cabac_size[1] = sizeof(Cabac_table);
\r
2271 session.pid = current->pid;
\r
2272 session.type = VPU_DEC;
\r
2273 INIT_LIST_HEAD(&session.waiting);
\r
2274 INIT_LIST_HEAD(&session.running);
\r
2275 INIT_LIST_HEAD(&session.done);
\r
2276 INIT_LIST_HEAD(&session.list_session);
\r
2277 init_waitqueue_head(&session.wait);
\r
2278 atomic_set(&session.task_running, 0);
\r
2279 list_add_tail(&session.list_session, &pservice->session);
\r
2281 yuv[0] = get_align_ptr_no_copy(256*256*2, &phy_yuv);
\r
2282 yuv[1] = get_align_ptr_no_copy(256*256*2, &phy_ref);
\r
2284 while (testidx < TEST_CNT) {
\r
2286 // create registers
\r
2287 reg = kmalloc(sizeof(vpu_reg)+pservice->reg_size, GFP_KERNEL);
\r
2288 if (NULL == reg) {
\r
2289 pr_err("error: kmalloc fail in reg_init\n");
\r
2294 if (size > pservice->reg_size) {
\r
2295 printk("warning: vpu reg size %lu is larger than hw reg size %lu\n", size, pservice->reg_size);
\r
2296 size = pservice->reg_size;
\r
2298 reg->session = &session;
\r
2299 reg->type = session.type;
\r
2301 reg->freq = VPU_FREQ_DEFAULT;
\r
2302 reg->reg = (unsigned long *)®[1];
\r
2303 INIT_LIST_HEAD(®->session_link);
\r
2304 INIT_LIST_HEAD(®->status_link);
\r
2306 // TODO: stuff registers
\r
2307 memcpy(®->reg[0], register_tbl[testidx], /*sizeof(register_00)*/ 176);
\r
2309 stream_buf = get_align_ptr(stream_tbl[testidx], stream_size[testidx], &phy_str);
\r
2310 pps_buf = get_align_ptr(pps_tbl[0], pps_size[0], &phy_pps);
\r
2311 rps_buf = get_align_ptr(rps_tbl[testidx], rps_size[testidx], &phy_rps);
\r
2312 scl_buf = get_align_ptr(scaling_list_tbl[testidx], scl_size[testidx], &phy_scl);
\r
2313 cabac_buf = get_align_ptr(Cabac_table, cabac_size[testidx], &phy_cabac);
\r
2317 // TODO: replace reigster address
\r
2319 for (i=0; i<64; i++) {
\r
2320 u32 scaling_offset;
\r
2323 scaling_offset = (u32)pps[i*80+74];
\r
2324 scaling_offset += (u32)pps[i*80+75] << 8;
\r
2325 scaling_offset += (u32)pps[i*80+76] << 16;
\r
2326 scaling_offset += (u32)pps[i*80+77] << 24;
\r
2328 tmp = phy_scl + scaling_offset;
\r
2330 pps[i*80+74] = tmp & 0xff;
\r
2331 pps[i*80+75] = (tmp >> 8) & 0xff;
\r
2332 pps[i*80+76] = (tmp >> 16) & 0xff;
\r
2333 pps[i*80+77] = (tmp >> 24) & 0xff;
\r
2336 printk("%s %d, phy stream %08x, phy pps %08x, phy rps %08x\n", __func__, __LINE__, phy_str, phy_pps, phy_rps);
\r
2338 reg->reg[1] = 0x21;
\r
2339 reg->reg[4] = phy_str;
\r
2340 reg->reg[5] = ((stream_size[testidx]+15)&(~15))+64;
\r
2341 reg->reg[6] = phy_cabac;
\r
2342 reg->reg[7] = testidx?phy_ref:phy_yuv;
\r
2343 reg->reg[42] = phy_pps;
\r
2344 reg->reg[43] = phy_rps;
\r
2345 for (i = 10; i <= 24; i++) {
\r
2346 reg->reg[i] = phy_yuv;
\r
2349 mutex_lock(&pservice->lock);
\r
2350 list_add_tail(®->status_link, &pservice->waiting);
\r
2351 list_add_tail(®->session_link, &session.waiting);
\r
2352 mutex_unlock(&pservice->lock);
\r
2354 printk("%s %d %p\n", __func__, __LINE__, pservice);
\r
2357 try_set_reg(pservice);
\r
2359 // wait for result
\r
2360 ret = wait_event_timeout(session.wait, !list_empty(&session.done), VPU_TIMEOUT_DELAY);
\r
2361 if (!list_empty(&session.done)) {
\r
2363 pr_err("warning: pid %d wait task sucess but wait_evernt ret %d\n", session.pid, ret);
\r
2367 if (unlikely(ret < 0)) {
\r
2368 pr_err("error: pid %d wait task ret %d\n", session.pid, ret);
\r
2369 } else if (0 == ret) {
\r
2370 pr_err("error: pid %d wait %d task done timeout\n", session.pid, atomic_read(&session.task_running));
\r
2375 int task_running = atomic_read(&session.task_running);
\r
2377 mutex_lock(&pservice->lock);
\r
2378 vpu_service_dump(pservice);
\r
2379 if (task_running) {
\r
2380 atomic_set(&session.task_running, 0);
\r
2381 atomic_sub(task_running, &pservice->total_running);
\r
2382 printk("%d task is running but not return, reset hardware...", task_running);
\r
2383 vpu_reset(pservice);
\r
2386 vpu_service_session_clear(pservice, &session);
\r
2387 mutex_unlock(&pservice->lock);
\r
2389 printk("\nDEC Registers:\n");
\r
2390 n = pservice->dec_dev.iosize >> 2;
\r
2391 for (i=0; i<n; i++) {
\r
2392 printk("\tswreg%d = %08X\n", i, readl(pservice->dec_dev.hwregs + i));
\r
2395 pr_err("test index %d failed\n", testidx);
\r
2398 pr_info("test index %d success\n", testidx);
\r
2400 vpu_reg *reg = list_entry(session.done.next, vpu_reg, session_link);
\r
2402 for (i=0; i<68; i++) {
\r
2404 printk("%02d: ", i);
\r
2406 printk("%08x ", reg->reg[i]);
\r
2407 if ((i+1) % 4 == 0) {
\r
2415 reg_deinit(pservice, reg);
\r