2 * Copyright (c) 2016 Fuzhou Rockchip Electronics Co., Ltd
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
9 * a) This file is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of the
12 * License, or (at your option) any later version.
14 * This file is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
21 * b) Permission is hereby granted, free of charge, to any person
22 * obtaining a copy of this software and associated documentation
23 * files (the "Software"), to deal in the Software without
24 * restriction, including without limitation the rights to use,
25 * copy, modify, merge, publish, distribute, sublicense, and/or
26 * sell copies of the Software, and to permit persons to whom the
27 * Software is furnished to do so, subject to the following
30 * The above copyright notice and this permission notice shall be
31 * included in all copies or substantial portions of the Software.
33 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40 * OTHER DEALINGS IN THE SOFTWARE.
43 #include "rk3399-evb.dtsi"
46 compatible = "rockchip,rk3399-evb-rev3", "rockchip,rk3399";
48 vcc5v0_sys: vcc5v0-sys {
49 compatible = "regulator-fixed";
50 regulator-name = "vcc5v0_sys";
53 regulator-min-microvolt = <5000000>;
54 regulator-max-microvolt = <5000000>;
60 opp-hz = /bits/ 64 <408000000>;
61 opp-microvolt = <800000>;
62 clock-latency-ns = <40000>;
65 opp-hz = /bits/ 64 <600000000>;
66 opp-microvolt = <800000>;
69 opp-hz = /bits/ 64 <816000000>;
70 opp-microvolt = <800000>;
73 opp-hz = /bits/ 64 <1008000000>;
74 opp-microvolt = <875000>;
77 opp-hz = /bits/ 64 <1200000000>;
78 opp-microvolt = <925000>;
81 opp-hz = /bits/ 64 <1416000000>;
82 opp-microvolt = <1050000>;
85 opp-hz = /bits/ 64 <1512000000>;
86 opp-microvolt = <1075000>;
92 opp-hz = /bits/ 64 <408000000>;
93 opp-microvolt = <800000>;
94 clock-latency-ns = <40000>;
97 opp-hz = /bits/ 64 <600000000>;
98 opp-microvolt = <800000>;
101 opp-hz = /bits/ 64 <816000000>;
102 opp-microvolt = <825000>;
105 opp-hz = /bits/ 64 <1008000000>;
106 opp-microvolt = <875000>;
109 opp-hz = /bits/ 64 <1200000000>;
110 opp-microvolt = <950000>;
113 opp-hz = /bits/ 64 <1416000000>;
114 opp-microvolt = <1025000>;
117 opp-hz = /bits/ 64 <1608000000>;
118 opp-microvolt = <1100000>;
121 opp-hz = /bits/ 64 <1800000000>;
122 opp-microvolt = <1175000>;
125 opp-hz = /bits/ 64 <1992000000>;
126 opp-microvolt = <1250000>;
135 518 335 /* 1008MHz */
136 617 428 /* 1200MHz */
137 728 573 /* 1416MHz */
138 827 724 /* 1608MHz */
139 925 900 /* 1800MHz */
140 1024 1108 /* 1992MHz */
171 518 335 /* 1008MHz */
172 617 428 /* 1200MHz */
173 728 573 /* 1416MHz */
174 827 724 /* 1608MHz */
175 925 900 /* 1800MHz */
176 1024 1108 /* 1992MHz */
204 opp-hz = /bits/ 64 <200000000>;
205 opp-microvolt = <900000>;
208 opp-hz = /bits/ 64 <300000000>;
209 opp-microvolt = <900000>;
212 opp-hz = /bits/ 64 <400000000>;
213 opp-microvolt = <900000>;
216 opp-hz = /bits/ 64 <500000000>;
217 opp-microvolt = <900000>;
220 opp-hz = /bits/ 64 <600000000>;
221 opp-microvolt = <900000>;
224 opp-hz = /bits/ 64 <700000000>;
225 opp-microvolt = <925000>;
228 opp-hz = /bits/ 64 <800000000>;
229 opp-microvolt = <950000>;
234 vdd_cpu_b: syr827@40 {
235 compatible = "silergy,syr827";
237 vin-supply = <&vcc5v0_sys>;
238 regulator-compatible = "fan53555-reg";
239 regulator-name = "vdd_cpu_b";
240 regulator-min-microvolt = <712500>;
241 regulator-max-microvolt = <1500000>;
242 regulator-ramp-delay = <1000>;
243 fcs,suspend-voltage-selector = <1>;
246 regulator-initial-state = <3>;
247 regulator-state-mem {
248 regulator-off-in-suspend;
253 compatible = "silergy,syr828";
255 vin-supply = <&vcc5v0_sys>;
256 regulator-compatible = "fan53555-reg";
257 regulator-name = "vdd_gpu";
258 regulator-min-microvolt = <712500>;
259 regulator-max-microvolt = <1500000>;
260 regulator-ramp-delay = <1000>;
261 fcs,suspend-voltage-selector = <1>;
264 regulator-initial-state = <3>;
265 regulator-state-mem {
266 regulator-off-in-suspend;
271 compatible = "rockchip,rk808";
273 interrupt-parent = <&gpio1>;
274 interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
275 pinctrl-names = "default";
276 pinctrl-0 = <&pmic_int_l &pmic_dvs2>;
277 rockchip,system-power-controller;
280 clock-output-names = "xin32k", "rk808-clkout2";
282 vcc1-supply = <&vcc3v3_sys>;
283 vcc2-supply = <&vcc3v3_sys>;
284 vcc3-supply = <&vcc3v3_sys>;
285 vcc4-supply = <&vcc3v3_sys>;
286 vcc6-supply = <&vcc3v3_sys>;
287 vcc7-supply = <&vcc3v3_sys>;
288 vcc8-supply = <&vcc3v3_sys>;
289 vcc9-supply = <&vcc3v3_sys>;
290 vcc10-supply = <&vcc3v3_sys>;
291 vcc11-supply = <&vcc3v3_sys>;
292 vcc12-supply = <&vcc3v3_sys>;
293 vddio-supply = <&vcc1v8_pmu>;
299 regulator-min-microvolt = <750000>;
300 regulator-max-microvolt = <1350000>;
301 regulator-name = "vdd_log";
302 regulator-state-mem {
303 regulator-on-in-suspend;
304 regulator-suspend-microvolt = <900000>;
308 vdd_cpu_l: DCDC_REG2 {
311 regulator-min-microvolt = <750000>;
312 regulator-max-microvolt = <1350000>;
313 regulator-name = "vdd_cpu_l";
314 regulator-state-mem {
315 regulator-off-in-suspend;
322 regulator-name = "vcc_ddr";
323 regulator-state-mem {
324 regulator-on-in-suspend;
331 regulator-min-microvolt = <1800000>;
332 regulator-max-microvolt = <1800000>;
333 regulator-name = "vcc_1v8";
334 regulator-state-mem {
335 regulator-on-in-suspend;
336 regulator-suspend-microvolt = <1800000>;
340 vcc1v8_dvp: LDO_REG1 {
343 regulator-min-microvolt = <1800000>;
344 regulator-max-microvolt = <1800000>;
345 regulator-name = "vcc1v8_dvp";
346 regulator-state-mem {
347 regulator-off-in-suspend;
351 vcc3v0_tp: LDO_REG2 {
354 regulator-min-microvolt = <3000000>;
355 regulator-max-microvolt = <3000000>;
356 regulator-name = "vcc3v0_tp";
357 regulator-state-mem {
358 regulator-off-in-suspend;
362 vcc1v8_pmu: LDO_REG3 {
365 regulator-min-microvolt = <1800000>;
366 regulator-max-microvolt = <1800000>;
367 regulator-name = "vcc1v8_pmu";
368 regulator-state-mem {
369 regulator-on-in-suspend;
370 regulator-suspend-microvolt = <1800000>;
377 regulator-min-microvolt = <1800000>;
378 regulator-max-microvolt = <3300000>;
379 regulator-name = "vcc_sd";
380 regulator-state-mem {
381 regulator-on-in-suspend;
382 regulator-suspend-microvolt = <3300000>;
386 vcca3v0_codec: LDO_REG5 {
389 regulator-min-microvolt = <3000000>;
390 regulator-max-microvolt = <3000000>;
391 regulator-name = "vcca3v0_codec";
392 regulator-state-mem {
393 regulator-off-in-suspend;
400 regulator-min-microvolt = <1500000>;
401 regulator-max-microvolt = <1500000>;
402 regulator-name = "vcc_1v5";
403 regulator-state-mem {
404 regulator-on-in-suspend;
405 regulator-suspend-microvolt = <1500000>;
409 vcca1v8_codec: LDO_REG7 {
412 regulator-min-microvolt = <1800000>;
413 regulator-max-microvolt = <1800000>;
414 regulator-name = "vcca1v8_codec";
415 regulator-state-mem {
416 regulator-off-in-suspend;
423 regulator-min-microvolt = <3000000>;
424 regulator-max-microvolt = <3000000>;
425 regulator-name = "vcc_3v0";
426 regulator-state-mem {
427 regulator-on-in-suspend;
428 regulator-suspend-microvolt = <3000000>;
432 vcc3v3_s3: SWITCH_REG1 {
435 regulator-name = "vcc3v3_s3";
436 regulator-state-mem {
437 regulator-off-in-suspend;
441 vcc3v3_s0: SWITCH_REG2 {
444 regulator-name = "vcc3v3_s0";
445 regulator-state-mem {
446 regulator-off-in-suspend;