2 * Copyright (c) 2016 Fuzhou Rockchip Electronics Co., Ltd
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
9 * a) This file is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of the
12 * License, or (at your option) any later version.
14 * This file is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
21 * b) Permission is hereby granted, free of charge, to any person
22 * obtaining a copy of this software and associated documentation
23 * files (the "Software"), to deal in the Software without
24 * restriction, including without limitation the rights to use,
25 * copy, modify, merge, publish, distribute, sublicense, and/or
26 * sell copies of the Software, and to permit persons to whom the
27 * Software is furnished to do so, subject to the following
30 * The above copyright notice and this permission notice shall be
31 * included in all copies or substantial portions of the Software.
33 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40 * OTHER DEALINGS IN THE SOFTWARE.
43 #include "dt-bindings/pwm/pwm.h"
44 #include "rk3399.dtsi"
45 #include "rk3399-opp.dtsi"
48 compatible = "rockchip,rk3399-sapphire", "rockchip,rk3399";
50 backlight: backlight {
52 compatible = "pwm-backlight";
53 pwms = <&pwm0 0 25000 0>;
57 16 17 18 19 20 21 22 23
58 24 25 26 27 28 29 30 31
59 32 33 34 35 36 37 38 39
60 40 41 42 43 44 45 46 47
61 48 49 50 51 52 53 54 55
62 56 57 58 59 60 61 62 63
63 64 65 66 67 68 69 70 71
64 72 73 74 75 76 77 78 79
65 80 81 82 83 84 85 86 87
66 88 89 90 91 92 93 94 95
67 96 97 98 99 100 101 102 103
68 104 105 106 107 108 109 110 111
69 112 113 114 115 116 117 118 119
70 120 121 122 123 124 125 126 127
71 128 129 130 131 132 133 134 135
72 136 137 138 139 140 141 142 143
73 144 145 146 147 148 149 150 151
74 152 153 154 155 156 157 158 159
75 160 161 162 163 164 165 166 167
76 168 169 170 171 172 173 174 175
77 176 177 178 179 180 181 182 183
78 184 185 186 187 188 189 190 191
79 192 193 194 195 196 197 198 199
80 200 201 202 203 204 205 206 207
81 208 209 210 211 212 213 214 215
82 216 217 218 219 220 221 222 223
83 224 225 226 227 228 229 230 231
84 232 233 234 235 236 237 238 239
85 240 241 242 243 244 245 246 247
86 248 249 250 251 252 253 254 255>;
87 default-brightness-level = <200>;
90 clkin_gmac: external-gmac-clock {
91 compatible = "fixed-clock";
92 clock-frequency = <125000000>;
93 clock-output-names = "clkin_gmac";
97 dw_hdmi_audio: dw-hdmi-audio {
99 compatible = "rockchip,dw-hdmi-audio";
100 #sound-dai-cells = <0>;
103 hdmi_sound: hdmi-sound {
105 compatible = "simple-audio-card";
106 simple-audio-card,format = "i2s";
107 simple-audio-card,mclk-fs = <256>;
108 simple-audio-card,name = "rockchip,hdmi";
110 simple-audio-card,cpu {
113 simple-audio-card,codec {
118 sdio_pwrseq: sdio-pwrseq {
119 compatible = "mmc-pwrseq-simple";
121 clock-names = "ext_clock";
122 pinctrl-names = "default";
123 pinctrl-0 = <&wifi_enable_h>;
126 * On the module itself this is one of these (depending
127 * on the actual card populated):
128 * - SDIO_RESET_L_WL_REG_ON
129 * - PDN (power down when low)
131 reset-gpios = <&gpio0 10 GPIO_ACTIVE_LOW>; /* GPIO0_B2 */
134 vcc3v3_sys: vcc3v3-sys {
135 compatible = "regulator-fixed";
136 regulator-name = "vcc3v3_sys";
139 regulator-min-microvolt = <3300000>;
140 regulator-max-microvolt = <3300000>;
143 vcc5v0_host: vcc5v0-host-regulator {
144 compatible = "regulator-fixed";
146 gpio = <&gpio4 25 GPIO_ACTIVE_HIGH>;
147 pinctrl-names = "default";
148 pinctrl-0 = <&host_vbus_drv>;
149 regulator-name = "vcc5v0_host";
153 vcc5v0_sys: vcc5v0-sys {
154 compatible = "regulator-fixed";
155 regulator-name = "vcc5v0_sys";
158 regulator-min-microvolt = <5000000>;
159 regulator-max-microvolt = <5000000>;
162 vcc_phy: vcc-phy-regulator {
163 compatible = "regulator-fixed";
164 regulator-name = "vcc_phy";
170 compatible = "pwm-regulator";
171 pwms = <&pwm2 0 25000 1>;
172 regulator-name = "vdd_log";
173 regulator-min-microvolt = <800000>;
174 regulator-max-microvolt = <1400000>;
178 /* for rockchip boot on */
179 rockchip,pwm_id= <2>;
180 rockchip,pwm_voltage = <1000000>;
185 cpu-supply = <&vdd_cpu_l>;
189 cpu-supply = <&vdd_cpu_l>;
193 cpu-supply = <&vdd_cpu_l>;
197 cpu-supply = <&vdd_cpu_l>;
201 cpu-supply = <&vdd_cpu_b>;
205 cpu-supply = <&vdd_cpu_b>;
213 phy-supply = <&vcc_phy>;
215 clock_in_out = "input";
216 snps,reset-gpio = <&gpio3 15 GPIO_ACTIVE_LOW>;
217 snps,reset-active-low;
218 snps,reset-delays-us = <0 10000 50000>;
219 assigned-clocks = <&cru SCLK_RMII_SRC>;
220 assigned-clock-parents = <&clkin_gmac>;
221 pinctrl-names = "default";
222 pinctrl-0 = <&rgmii_pins>;
230 mali-supply = <&vdd_gpu>;
235 i2c-scl-rising-time-ns = <168>;
236 i2c-scl-falling-time-ns = <4>;
237 clock-frequency = <400000>;
239 vdd_cpu_b: syr827@40 {
240 compatible = "silergy,syr827";
242 vin-supply = <&vcc5v0_sys>;
243 regulator-compatible = "fan53555-reg";
244 regulator-name = "vdd_cpu_b";
245 regulator-min-microvolt = <712500>;
246 regulator-max-microvolt = <1500000>;
247 regulator-ramp-delay = <1000>;
248 fcs,suspend-voltage-selector = <1>;
251 regulator-initial-state = <3>;
252 regulator-state-mem {
253 regulator-off-in-suspend;
258 compatible = "silergy,syr828";
260 vin-supply = <&vcc5v0_sys>;
261 regulator-compatible = "fan53555-reg";
262 regulator-name = "vdd_gpu";
263 regulator-min-microvolt = <712500>;
264 regulator-max-microvolt = <1500000>;
265 regulator-ramp-delay = <1000>;
266 fcs,suspend-voltage-selector = <1>;
269 regulator-initial-state = <3>;
270 regulator-state-mem {
271 regulator-off-in-suspend;
276 compatible = "rockchip,rk808";
278 interrupt-parent = <&gpio1>;
279 interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
280 pinctrl-names = "default";
281 pinctrl-0 = <&pmic_int_l &pmic_dvs2>;
282 rockchip,system-power-controller;
285 clock-output-names = "xin32k", "rk808-clkout2";
287 vcc1-supply = <&vcc3v3_sys>;
288 vcc2-supply = <&vcc3v3_sys>;
289 vcc3-supply = <&vcc3v3_sys>;
290 vcc4-supply = <&vcc3v3_sys>;
291 vcc6-supply = <&vcc3v3_sys>;
292 vcc7-supply = <&vcc3v3_sys>;
293 vcc8-supply = <&vcc3v3_sys>;
294 vcc9-supply = <&vcc3v3_sys>;
295 vcc10-supply = <&vcc3v3_sys>;
296 vcc11-supply = <&vcc3v3_sys>;
297 vcc12-supply = <&vcc3v3_sys>;
298 vddio-supply = <&vcc1v8_pmu>;
301 vdd_center: DCDC_REG1 {
304 regulator-min-microvolt = <750000>;
305 regulator-max-microvolt = <1350000>;
306 regulator-ramp-delay = <6001>;
307 regulator-name = "vdd_center";
308 regulator-state-mem {
309 regulator-off-in-suspend;
313 vdd_cpu_l: DCDC_REG2 {
316 regulator-min-microvolt = <750000>;
317 regulator-max-microvolt = <1350000>;
318 regulator-ramp-delay = <6001>;
319 regulator-name = "vdd_cpu_l";
320 regulator-state-mem {
321 regulator-off-in-suspend;
328 regulator-name = "vcc_ddr";
329 regulator-state-mem {
330 regulator-on-in-suspend;
337 regulator-min-microvolt = <1800000>;
338 regulator-max-microvolt = <1800000>;
339 regulator-name = "vcc_1v8";
340 regulator-state-mem {
341 regulator-on-in-suspend;
342 regulator-suspend-microvolt = <1800000>;
346 vcc1v8_dvp: LDO_REG1 {
349 regulator-min-microvolt = <1800000>;
350 regulator-max-microvolt = <1800000>;
351 regulator-name = "vcc1v8_dvp";
352 regulator-state-mem {
353 regulator-off-in-suspend;
357 vcc3v0_tp: LDO_REG2 {
360 regulator-min-microvolt = <3000000>;
361 regulator-max-microvolt = <3000000>;
362 regulator-name = "vcc3v0_tp";
363 regulator-state-mem {
364 regulator-off-in-suspend;
368 vcc1v8_pmu: LDO_REG3 {
371 regulator-min-microvolt = <1800000>;
372 regulator-max-microvolt = <1800000>;
373 regulator-name = "vcc1v8_pmu";
374 regulator-state-mem {
375 regulator-on-in-suspend;
376 regulator-suspend-microvolt = <1800000>;
383 regulator-min-microvolt = <1800000>;
384 regulator-max-microvolt = <3300000>;
385 regulator-name = "vcc_sd";
386 regulator-state-mem {
387 regulator-on-in-suspend;
388 regulator-suspend-microvolt = <3300000>;
392 vcca3v0_codec: LDO_REG5 {
395 regulator-min-microvolt = <3000000>;
396 regulator-max-microvolt = <3000000>;
397 regulator-name = "vcca3v0_codec";
398 regulator-state-mem {
399 regulator-off-in-suspend;
406 regulator-min-microvolt = <1500000>;
407 regulator-max-microvolt = <1500000>;
408 regulator-name = "vcc_1v5";
409 regulator-state-mem {
410 regulator-on-in-suspend;
411 regulator-suspend-microvolt = <1500000>;
415 vcca1v8_codec: LDO_REG7 {
418 regulator-min-microvolt = <1800000>;
419 regulator-max-microvolt = <1800000>;
420 regulator-name = "vcca1v8_codec";
421 regulator-state-mem {
422 regulator-off-in-suspend;
429 regulator-min-microvolt = <3000000>;
430 regulator-max-microvolt = <3000000>;
431 regulator-name = "vcc_3v0";
432 regulator-state-mem {
433 regulator-on-in-suspend;
434 regulator-suspend-microvolt = <3000000>;
438 vcc3v3_s3: SWITCH_REG1 {
441 regulator-name = "vcc3v3_s3";
442 regulator-state-mem {
443 regulator-off-in-suspend;
447 vcc3v3_s0: SWITCH_REG2 {
450 regulator-name = "vcc3v3_s0";
451 regulator-state-mem {
452 regulator-off-in-suspend;
461 i2c-scl-rising-time-ns = <475>;
462 i2c-scl-falling-time-ns = <26>;
465 compatible = "fairchild,fusb302";
467 pinctrl-names = "default";
468 pinctrl-0 = <&fusb0_int>;
469 int-n-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
470 vbus-5v-gpios = <&gpio2 0 GPIO_ACTIVE_HIGH>;
477 rockchip,i2s-broken-burst-len;
478 rockchip,playback-channels = <8>;
479 rockchip,capture-channels = <8>;
480 #sound-dai-cells = <0>;
484 #sound-dai-cells = <0>;
491 bt656-supply = <&vcc_3v0>; /* bt656_gpio2ab_ms */
492 audio-supply = <&vcca1v8_codec>; /* audio_gpio3d4a_ms */
493 sdmmc-supply = <&vcc_sd>; /* sdmmc_gpio4b_ms */
494 gpio1830-supply = <&vcc_3v0>; /* gpio1833_gpio4cd_ms */
502 assigned-clocks = <&cru SCLK_PCIEPHY_REF>;
503 assigned-clock-parents = <&cru SCLK_PCIEPHY_REF100M>;
504 assigned-clock-rates = <100000000>;
505 ep-gpios = <&gpio3 13 GPIO_ACTIVE_HIGH>;
507 pinctrl-names = "default";
508 pinctrl-0 = <&pcie_clkreqn>;
514 pmu1830-supply = <&vcc_3v0>;
530 keep-power-in-suspend;
531 mmc-hs400-enhanced-strobe;
536 clock-frequency = <50000000>;
537 clock-freq-min-max = <200000 50000000>;
543 keep-power-in-suspend;
544 mmc-pwrseq = <&sdio_pwrseq>;
547 pinctrl-names = "default";
548 pinctrl-0 = <&sdio0_bus4 &sdio0_cmd &sdio0_clk>;
554 clock-frequency = <150000000>;
555 clock-freq-min-max = <100000 150000000>;
563 vqmmc-supply = <&vcc_sd>;
564 pinctrl-names = "default";
565 pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd &sdmmc_bus4>;
583 /* tshut mode 0:CRU 1:GPIO */
584 rockchip,hw-tshut-mode = <1>;
585 /* tshut polarity 0:LOW 1:HIGH */
586 rockchip,hw-tshut-polarity = <1>;
594 u2phy0_otg: otg-port {
598 u2phy0_host: host-port {
599 phy-supply = <&vcc5v0_host>;
607 u2phy1_otg: otg-port {
611 u2phy1_host: host-port {
612 phy-supply = <&vcc5v0_host>;
657 pmic_int_l: pmic-int-l {
659 <1 21 RK_FUNC_GPIO &pcfg_pull_up>;
662 pmic_dvs2: pmic-dvs2 {
664 <1 18 RK_FUNC_GPIO &pcfg_pull_down>;
669 host_vbus_drv: host-vbus-drv {
671 <4 25 RK_FUNC_GPIO &pcfg_pull_none>;
676 fusb0_int: fusb0-int {
677 rockchip,pins = <1 2 RK_FUNC_GPIO &pcfg_pull_up>;