2 * Copyright 2013 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
24 #include <linux/firmware.h>
27 #include "radeon_asic.h"
28 #include "radeon_ucode.h"
33 #include <linux/seq_file.h>
35 #define MC_CG_ARB_FREQ_F0 0x0a
36 #define MC_CG_ARB_FREQ_F1 0x0b
37 #define MC_CG_ARB_FREQ_F2 0x0c
38 #define MC_CG_ARB_FREQ_F3 0x0d
40 #define SMC_RAM_END 0x40000
42 #define VOLTAGE_SCALE 4
43 #define VOLTAGE_VID_OFFSET_SCALE1 625
44 #define VOLTAGE_VID_OFFSET_SCALE2 100
46 static const struct ci_pt_defaults defaults_hawaii_xt =
48 1, 0xF, 0xFD, 0x19, 5, 0x14, 0, 0xB0000,
49 { 0x2E, 0x00, 0x00, 0x88, 0x00, 0x00, 0x72, 0x60, 0x51, 0xA7, 0x79, 0x6B, 0x90, 0xBD, 0x79 },
50 { 0x217, 0x217, 0x217, 0x242, 0x242, 0x242, 0x269, 0x269, 0x269, 0x2A1, 0x2A1, 0x2A1, 0x2C9, 0x2C9, 0x2C9 }
53 static const struct ci_pt_defaults defaults_hawaii_pro =
55 1, 0xF, 0xFD, 0x19, 5, 0x14, 0, 0x65062,
56 { 0x2E, 0x00, 0x00, 0x88, 0x00, 0x00, 0x72, 0x60, 0x51, 0xA7, 0x79, 0x6B, 0x90, 0xBD, 0x79 },
57 { 0x217, 0x217, 0x217, 0x242, 0x242, 0x242, 0x269, 0x269, 0x269, 0x2A1, 0x2A1, 0x2A1, 0x2C9, 0x2C9, 0x2C9 }
60 static const struct ci_pt_defaults defaults_bonaire_xt =
62 1, 0xF, 0xFD, 0x19, 5, 45, 0, 0xB0000,
63 { 0x79, 0x253, 0x25D, 0xAE, 0x72, 0x80, 0x83, 0x86, 0x6F, 0xC8, 0xC9, 0xC9, 0x2F, 0x4D, 0x61 },
64 { 0x17C, 0x172, 0x180, 0x1BC, 0x1B3, 0x1BD, 0x206, 0x200, 0x203, 0x25D, 0x25A, 0x255, 0x2C3, 0x2C5, 0x2B4 }
67 static const struct ci_pt_defaults defaults_bonaire_pro =
69 1, 0xF, 0xFD, 0x19, 5, 45, 0, 0x65062,
70 { 0x8C, 0x23F, 0x244, 0xA6, 0x83, 0x85, 0x86, 0x86, 0x83, 0xDB, 0xDB, 0xDA, 0x67, 0x60, 0x5F },
71 { 0x187, 0x193, 0x193, 0x1C7, 0x1D1, 0x1D1, 0x210, 0x219, 0x219, 0x266, 0x26C, 0x26C, 0x2C9, 0x2CB, 0x2CB }
74 static const struct ci_pt_defaults defaults_saturn_xt =
76 1, 0xF, 0xFD, 0x19, 5, 55, 0, 0x70000,
77 { 0x8C, 0x247, 0x249, 0xA6, 0x80, 0x81, 0x8B, 0x89, 0x86, 0xC9, 0xCA, 0xC9, 0x4D, 0x4D, 0x4D },
78 { 0x187, 0x187, 0x187, 0x1C7, 0x1C7, 0x1C7, 0x210, 0x210, 0x210, 0x266, 0x266, 0x266, 0x2C9, 0x2C9, 0x2C9 }
81 static const struct ci_pt_defaults defaults_saturn_pro =
83 1, 0xF, 0xFD, 0x19, 5, 55, 0, 0x30000,
84 { 0x96, 0x21D, 0x23B, 0xA1, 0x85, 0x87, 0x83, 0x84, 0x81, 0xE6, 0xE6, 0xE6, 0x71, 0x6A, 0x6A },
85 { 0x193, 0x19E, 0x19E, 0x1D2, 0x1DC, 0x1DC, 0x21A, 0x223, 0x223, 0x26E, 0x27E, 0x274, 0x2CF, 0x2D2, 0x2D2 }
88 static const struct ci_pt_config_reg didt_config_ci[] =
90 { 0x10, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
91 { 0x10, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
92 { 0x10, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
93 { 0x10, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
94 { 0x11, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
95 { 0x11, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
96 { 0x11, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
97 { 0x11, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
98 { 0x12, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
99 { 0x12, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
100 { 0x12, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
101 { 0x12, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
102 { 0x2, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND },
103 { 0x2, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND },
104 { 0x2, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND },
105 { 0x1, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
106 { 0x1, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
107 { 0x0, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
108 { 0x30, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
109 { 0x30, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
110 { 0x30, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
111 { 0x30, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
112 { 0x31, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
113 { 0x31, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
114 { 0x31, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
115 { 0x31, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
116 { 0x32, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
117 { 0x32, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
118 { 0x32, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
119 { 0x32, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
120 { 0x22, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND },
121 { 0x22, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND },
122 { 0x22, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND },
123 { 0x21, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
124 { 0x21, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
125 { 0x20, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
126 { 0x50, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
127 { 0x50, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
128 { 0x50, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
129 { 0x50, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
130 { 0x51, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
131 { 0x51, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
132 { 0x51, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
133 { 0x51, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
134 { 0x52, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
135 { 0x52, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
136 { 0x52, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
137 { 0x52, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
138 { 0x42, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND },
139 { 0x42, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND },
140 { 0x42, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND },
141 { 0x41, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
142 { 0x41, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
143 { 0x40, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
144 { 0x70, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
145 { 0x70, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
146 { 0x70, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
147 { 0x70, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
148 { 0x71, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
149 { 0x71, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
150 { 0x71, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
151 { 0x71, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
152 { 0x72, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
153 { 0x72, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
154 { 0x72, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
155 { 0x72, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
156 { 0x62, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND },
157 { 0x62, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND },
158 { 0x62, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND },
159 { 0x61, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
160 { 0x61, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND },
161 { 0x60, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND },
165 extern u8 rv770_get_memory_module_index(struct radeon_device *rdev);
166 extern int ni_copy_and_switch_arb_sets(struct radeon_device *rdev,
167 u32 arb_freq_src, u32 arb_freq_dest);
168 extern u8 si_get_ddr3_mclk_frequency_ratio(u32 memory_clock);
169 extern u8 si_get_mclk_frequency_ratio(u32 memory_clock, bool strobe_mode);
170 extern void si_trim_voltage_table_to_fit_state_table(struct radeon_device *rdev,
171 u32 max_voltage_steps,
172 struct atom_voltage_table *voltage_table);
173 extern void cik_enter_rlc_safe_mode(struct radeon_device *rdev);
174 extern void cik_exit_rlc_safe_mode(struct radeon_device *rdev);
175 extern int ci_mc_load_microcode(struct radeon_device *rdev);
176 extern void cik_update_cg(struct radeon_device *rdev,
177 u32 block, bool enable);
179 static int ci_get_std_voltage_value_sidd(struct radeon_device *rdev,
180 struct atom_voltage_table_entry *voltage_table,
181 u16 *std_voltage_hi_sidd, u16 *std_voltage_lo_sidd);
182 static int ci_set_power_limit(struct radeon_device *rdev, u32 n);
183 static int ci_set_overdrive_target_tdp(struct radeon_device *rdev,
185 static int ci_update_uvd_dpm(struct radeon_device *rdev, bool gate);
187 static PPSMC_Result ci_send_msg_to_smc_with_parameter(struct radeon_device *rdev,
188 PPSMC_Msg msg, u32 parameter);
190 static void ci_thermal_start_smc_fan_control(struct radeon_device *rdev);
191 static void ci_fan_ctrl_set_default_mode(struct radeon_device *rdev);
193 static struct ci_power_info *ci_get_pi(struct radeon_device *rdev)
195 struct ci_power_info *pi = rdev->pm.dpm.priv;
200 static struct ci_ps *ci_get_ps(struct radeon_ps *rps)
202 struct ci_ps *ps = rps->ps_priv;
207 static void ci_initialize_powertune_defaults(struct radeon_device *rdev)
209 struct ci_power_info *pi = ci_get_pi(rdev);
211 switch (rdev->pdev->device) {
219 pi->powertune_defaults = &defaults_bonaire_xt;
225 pi->powertune_defaults = &defaults_saturn_xt;
229 pi->powertune_defaults = &defaults_hawaii_xt;
233 pi->powertune_defaults = &defaults_hawaii_pro;
243 pi->powertune_defaults = &defaults_bonaire_xt;
247 pi->dte_tj_offset = 0;
249 pi->caps_power_containment = true;
250 pi->caps_cac = false;
251 pi->caps_sq_ramping = false;
252 pi->caps_db_ramping = false;
253 pi->caps_td_ramping = false;
254 pi->caps_tcp_ramping = false;
256 if (pi->caps_power_containment) {
258 if (rdev->family == CHIP_HAWAII)
259 pi->enable_bapm_feature = false;
261 pi->enable_bapm_feature = true;
262 pi->enable_tdc_limit_feature = true;
263 pi->enable_pkg_pwr_tracking_feature = true;
267 static u8 ci_convert_to_vid(u16 vddc)
269 return (6200 - (vddc * VOLTAGE_SCALE)) / 25;
272 static int ci_populate_bapm_vddc_vid_sidd(struct radeon_device *rdev)
274 struct ci_power_info *pi = ci_get_pi(rdev);
275 u8 *hi_vid = pi->smc_powertune_table.BapmVddCVidHiSidd;
276 u8 *lo_vid = pi->smc_powertune_table.BapmVddCVidLoSidd;
277 u8 *hi2_vid = pi->smc_powertune_table.BapmVddCVidHiSidd2;
280 if (rdev->pm.dpm.dyn_state.cac_leakage_table.entries == NULL)
282 if (rdev->pm.dpm.dyn_state.cac_leakage_table.count > 8)
284 if (rdev->pm.dpm.dyn_state.cac_leakage_table.count !=
285 rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count)
288 for (i = 0; i < rdev->pm.dpm.dyn_state.cac_leakage_table.count; i++) {
289 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_EVV) {
290 lo_vid[i] = ci_convert_to_vid(rdev->pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc1);
291 hi_vid[i] = ci_convert_to_vid(rdev->pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc2);
292 hi2_vid[i] = ci_convert_to_vid(rdev->pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc3);
294 lo_vid[i] = ci_convert_to_vid(rdev->pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc);
295 hi_vid[i] = ci_convert_to_vid((u16)rdev->pm.dpm.dyn_state.cac_leakage_table.entries[i].leakage);
301 static int ci_populate_vddc_vid(struct radeon_device *rdev)
303 struct ci_power_info *pi = ci_get_pi(rdev);
304 u8 *vid = pi->smc_powertune_table.VddCVid;
307 if (pi->vddc_voltage_table.count > 8)
310 for (i = 0; i < pi->vddc_voltage_table.count; i++)
311 vid[i] = ci_convert_to_vid(pi->vddc_voltage_table.entries[i].value);
316 static int ci_populate_svi_load_line(struct radeon_device *rdev)
318 struct ci_power_info *pi = ci_get_pi(rdev);
319 const struct ci_pt_defaults *pt_defaults = pi->powertune_defaults;
321 pi->smc_powertune_table.SviLoadLineEn = pt_defaults->svi_load_line_en;
322 pi->smc_powertune_table.SviLoadLineVddC = pt_defaults->svi_load_line_vddc;
323 pi->smc_powertune_table.SviLoadLineTrimVddC = 3;
324 pi->smc_powertune_table.SviLoadLineOffsetVddC = 0;
329 static int ci_populate_tdc_limit(struct radeon_device *rdev)
331 struct ci_power_info *pi = ci_get_pi(rdev);
332 const struct ci_pt_defaults *pt_defaults = pi->powertune_defaults;
335 tdc_limit = rdev->pm.dpm.dyn_state.cac_tdp_table->tdc * 256;
336 pi->smc_powertune_table.TDC_VDDC_PkgLimit = cpu_to_be16(tdc_limit);
337 pi->smc_powertune_table.TDC_VDDC_ThrottleReleaseLimitPerc =
338 pt_defaults->tdc_vddc_throttle_release_limit_perc;
339 pi->smc_powertune_table.TDC_MAWt = pt_defaults->tdc_mawt;
344 static int ci_populate_dw8(struct radeon_device *rdev)
346 struct ci_power_info *pi = ci_get_pi(rdev);
347 const struct ci_pt_defaults *pt_defaults = pi->powertune_defaults;
350 ret = ci_read_smc_sram_dword(rdev,
351 SMU7_FIRMWARE_HEADER_LOCATION +
352 offsetof(SMU7_Firmware_Header, PmFuseTable) +
353 offsetof(SMU7_Discrete_PmFuses, TdcWaterfallCtl),
354 (u32 *)&pi->smc_powertune_table.TdcWaterfallCtl,
359 pi->smc_powertune_table.TdcWaterfallCtl = pt_defaults->tdc_waterfall_ctl;
364 static int ci_populate_fuzzy_fan(struct radeon_device *rdev)
366 struct ci_power_info *pi = ci_get_pi(rdev);
368 if ((rdev->pm.dpm.fan.fan_output_sensitivity & (1 << 15)) ||
369 (rdev->pm.dpm.fan.fan_output_sensitivity == 0))
370 rdev->pm.dpm.fan.fan_output_sensitivity =
371 rdev->pm.dpm.fan.default_fan_output_sensitivity;
373 pi->smc_powertune_table.FuzzyFan_PwmSetDelta =
374 cpu_to_be16(rdev->pm.dpm.fan.fan_output_sensitivity);
379 static int ci_min_max_v_gnbl_pm_lid_from_bapm_vddc(struct radeon_device *rdev)
381 struct ci_power_info *pi = ci_get_pi(rdev);
382 u8 *hi_vid = pi->smc_powertune_table.BapmVddCVidHiSidd;
383 u8 *lo_vid = pi->smc_powertune_table.BapmVddCVidLoSidd;
386 min = max = hi_vid[0];
387 for (i = 0; i < 8; i++) {
388 if (0 != hi_vid[i]) {
395 if (0 != lo_vid[i]) {
403 if ((min == 0) || (max == 0))
405 pi->smc_powertune_table.GnbLPMLMaxVid = (u8)max;
406 pi->smc_powertune_table.GnbLPMLMinVid = (u8)min;
411 static int ci_populate_bapm_vddc_base_leakage_sidd(struct radeon_device *rdev)
413 struct ci_power_info *pi = ci_get_pi(rdev);
414 u16 hi_sidd = pi->smc_powertune_table.BapmVddCBaseLeakageHiSidd;
415 u16 lo_sidd = pi->smc_powertune_table.BapmVddCBaseLeakageLoSidd;
416 struct radeon_cac_tdp_table *cac_tdp_table =
417 rdev->pm.dpm.dyn_state.cac_tdp_table;
419 hi_sidd = cac_tdp_table->high_cac_leakage / 100 * 256;
420 lo_sidd = cac_tdp_table->low_cac_leakage / 100 * 256;
422 pi->smc_powertune_table.BapmVddCBaseLeakageHiSidd = cpu_to_be16(hi_sidd);
423 pi->smc_powertune_table.BapmVddCBaseLeakageLoSidd = cpu_to_be16(lo_sidd);
428 static int ci_populate_bapm_parameters_in_dpm_table(struct radeon_device *rdev)
430 struct ci_power_info *pi = ci_get_pi(rdev);
431 const struct ci_pt_defaults *pt_defaults = pi->powertune_defaults;
432 SMU7_Discrete_DpmTable *dpm_table = &pi->smc_state_table;
433 struct radeon_cac_tdp_table *cac_tdp_table =
434 rdev->pm.dpm.dyn_state.cac_tdp_table;
435 struct radeon_ppm_table *ppm = rdev->pm.dpm.dyn_state.ppm_table;
440 dpm_table->DefaultTdp = cac_tdp_table->tdp * 256;
441 dpm_table->TargetTdp = cac_tdp_table->configurable_tdp * 256;
443 dpm_table->DTETjOffset = (u8)pi->dte_tj_offset;
444 dpm_table->GpuTjMax =
445 (u8)(pi->thermal_temp_setting.temperature_high / 1000);
446 dpm_table->GpuTjHyst = 8;
448 dpm_table->DTEAmbientTempBase = pt_defaults->dte_ambient_temp_base;
451 dpm_table->PPM_PkgPwrLimit = cpu_to_be16((u16)ppm->dgpu_tdp * 256 / 1000);
452 dpm_table->PPM_TemperatureLimit = cpu_to_be16((u16)ppm->tj_max * 256);
454 dpm_table->PPM_PkgPwrLimit = cpu_to_be16(0);
455 dpm_table->PPM_TemperatureLimit = cpu_to_be16(0);
458 dpm_table->BAPM_TEMP_GRADIENT = cpu_to_be32(pt_defaults->bapm_temp_gradient);
459 def1 = pt_defaults->bapmti_r;
460 def2 = pt_defaults->bapmti_rc;
462 for (i = 0; i < SMU7_DTE_ITERATIONS; i++) {
463 for (j = 0; j < SMU7_DTE_SOURCES; j++) {
464 for (k = 0; k < SMU7_DTE_SINKS; k++) {
465 dpm_table->BAPMTI_R[i][j][k] = cpu_to_be16(*def1);
466 dpm_table->BAPMTI_RC[i][j][k] = cpu_to_be16(*def2);
476 static int ci_populate_pm_base(struct radeon_device *rdev)
478 struct ci_power_info *pi = ci_get_pi(rdev);
479 u32 pm_fuse_table_offset;
482 if (pi->caps_power_containment) {
483 ret = ci_read_smc_sram_dword(rdev,
484 SMU7_FIRMWARE_HEADER_LOCATION +
485 offsetof(SMU7_Firmware_Header, PmFuseTable),
486 &pm_fuse_table_offset, pi->sram_end);
489 ret = ci_populate_bapm_vddc_vid_sidd(rdev);
492 ret = ci_populate_vddc_vid(rdev);
495 ret = ci_populate_svi_load_line(rdev);
498 ret = ci_populate_tdc_limit(rdev);
501 ret = ci_populate_dw8(rdev);
504 ret = ci_populate_fuzzy_fan(rdev);
507 ret = ci_min_max_v_gnbl_pm_lid_from_bapm_vddc(rdev);
510 ret = ci_populate_bapm_vddc_base_leakage_sidd(rdev);
513 ret = ci_copy_bytes_to_smc(rdev, pm_fuse_table_offset,
514 (u8 *)&pi->smc_powertune_table,
515 sizeof(SMU7_Discrete_PmFuses), pi->sram_end);
523 static void ci_do_enable_didt(struct radeon_device *rdev, const bool enable)
525 struct ci_power_info *pi = ci_get_pi(rdev);
528 if (pi->caps_sq_ramping) {
529 data = RREG32_DIDT(DIDT_SQ_CTRL0);
531 data |= DIDT_CTRL_EN;
533 data &= ~DIDT_CTRL_EN;
534 WREG32_DIDT(DIDT_SQ_CTRL0, data);
537 if (pi->caps_db_ramping) {
538 data = RREG32_DIDT(DIDT_DB_CTRL0);
540 data |= DIDT_CTRL_EN;
542 data &= ~DIDT_CTRL_EN;
543 WREG32_DIDT(DIDT_DB_CTRL0, data);
546 if (pi->caps_td_ramping) {
547 data = RREG32_DIDT(DIDT_TD_CTRL0);
549 data |= DIDT_CTRL_EN;
551 data &= ~DIDT_CTRL_EN;
552 WREG32_DIDT(DIDT_TD_CTRL0, data);
555 if (pi->caps_tcp_ramping) {
556 data = RREG32_DIDT(DIDT_TCP_CTRL0);
558 data |= DIDT_CTRL_EN;
560 data &= ~DIDT_CTRL_EN;
561 WREG32_DIDT(DIDT_TCP_CTRL0, data);
565 static int ci_program_pt_config_registers(struct radeon_device *rdev,
566 const struct ci_pt_config_reg *cac_config_regs)
568 const struct ci_pt_config_reg *config_regs = cac_config_regs;
572 if (config_regs == NULL)
575 while (config_regs->offset != 0xFFFFFFFF) {
576 if (config_regs->type == CISLANDS_CONFIGREG_CACHE) {
577 cache |= ((config_regs->value << config_regs->shift) & config_regs->mask);
579 switch (config_regs->type) {
580 case CISLANDS_CONFIGREG_SMC_IND:
581 data = RREG32_SMC(config_regs->offset);
583 case CISLANDS_CONFIGREG_DIDT_IND:
584 data = RREG32_DIDT(config_regs->offset);
587 data = RREG32(config_regs->offset << 2);
591 data &= ~config_regs->mask;
592 data |= ((config_regs->value << config_regs->shift) & config_regs->mask);
595 switch (config_regs->type) {
596 case CISLANDS_CONFIGREG_SMC_IND:
597 WREG32_SMC(config_regs->offset, data);
599 case CISLANDS_CONFIGREG_DIDT_IND:
600 WREG32_DIDT(config_regs->offset, data);
603 WREG32(config_regs->offset << 2, data);
613 static int ci_enable_didt(struct radeon_device *rdev, bool enable)
615 struct ci_power_info *pi = ci_get_pi(rdev);
618 if (pi->caps_sq_ramping || pi->caps_db_ramping ||
619 pi->caps_td_ramping || pi->caps_tcp_ramping) {
620 cik_enter_rlc_safe_mode(rdev);
623 ret = ci_program_pt_config_registers(rdev, didt_config_ci);
625 cik_exit_rlc_safe_mode(rdev);
630 ci_do_enable_didt(rdev, enable);
632 cik_exit_rlc_safe_mode(rdev);
638 static int ci_enable_power_containment(struct radeon_device *rdev, bool enable)
640 struct ci_power_info *pi = ci_get_pi(rdev);
641 PPSMC_Result smc_result;
645 pi->power_containment_features = 0;
646 if (pi->caps_power_containment) {
647 if (pi->enable_bapm_feature) {
648 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_EnableDTE);
649 if (smc_result != PPSMC_Result_OK)
652 pi->power_containment_features |= POWERCONTAINMENT_FEATURE_BAPM;
655 if (pi->enable_tdc_limit_feature) {
656 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_TDCLimitEnable);
657 if (smc_result != PPSMC_Result_OK)
660 pi->power_containment_features |= POWERCONTAINMENT_FEATURE_TDCLimit;
663 if (pi->enable_pkg_pwr_tracking_feature) {
664 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_PkgPwrLimitEnable);
665 if (smc_result != PPSMC_Result_OK) {
668 struct radeon_cac_tdp_table *cac_tdp_table =
669 rdev->pm.dpm.dyn_state.cac_tdp_table;
670 u32 default_pwr_limit =
671 (u32)(cac_tdp_table->maximum_power_delivery_limit * 256);
673 pi->power_containment_features |= POWERCONTAINMENT_FEATURE_PkgPwrLimit;
675 ci_set_power_limit(rdev, default_pwr_limit);
680 if (pi->caps_power_containment && pi->power_containment_features) {
681 if (pi->power_containment_features & POWERCONTAINMENT_FEATURE_TDCLimit)
682 ci_send_msg_to_smc(rdev, PPSMC_MSG_TDCLimitDisable);
684 if (pi->power_containment_features & POWERCONTAINMENT_FEATURE_BAPM)
685 ci_send_msg_to_smc(rdev, PPSMC_MSG_DisableDTE);
687 if (pi->power_containment_features & POWERCONTAINMENT_FEATURE_PkgPwrLimit)
688 ci_send_msg_to_smc(rdev, PPSMC_MSG_PkgPwrLimitDisable);
689 pi->power_containment_features = 0;
696 static int ci_enable_smc_cac(struct radeon_device *rdev, bool enable)
698 struct ci_power_info *pi = ci_get_pi(rdev);
699 PPSMC_Result smc_result;
704 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_EnableCac);
705 if (smc_result != PPSMC_Result_OK) {
707 pi->cac_enabled = false;
709 pi->cac_enabled = true;
711 } else if (pi->cac_enabled) {
712 ci_send_msg_to_smc(rdev, PPSMC_MSG_DisableCac);
713 pi->cac_enabled = false;
720 static int ci_enable_thermal_based_sclk_dpm(struct radeon_device *rdev,
723 struct ci_power_info *pi = ci_get_pi(rdev);
724 PPSMC_Result smc_result = PPSMC_Result_OK;
726 if (pi->thermal_sclk_dpm_enabled) {
728 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_ENABLE_THERMAL_DPM);
730 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_DISABLE_THERMAL_DPM);
733 if (smc_result == PPSMC_Result_OK)
739 static int ci_power_control_set_level(struct radeon_device *rdev)
741 struct ci_power_info *pi = ci_get_pi(rdev);
742 struct radeon_cac_tdp_table *cac_tdp_table =
743 rdev->pm.dpm.dyn_state.cac_tdp_table;
747 bool adjust_polarity = false; /* ??? */
749 if (pi->caps_power_containment) {
750 adjust_percent = adjust_polarity ?
751 rdev->pm.dpm.tdp_adjustment : (-1 * rdev->pm.dpm.tdp_adjustment);
752 target_tdp = ((100 + adjust_percent) *
753 (s32)cac_tdp_table->configurable_tdp) / 100;
755 ret = ci_set_overdrive_target_tdp(rdev, (u32)target_tdp);
761 void ci_dpm_powergate_uvd(struct radeon_device *rdev, bool gate)
763 struct ci_power_info *pi = ci_get_pi(rdev);
765 if (pi->uvd_power_gated == gate)
768 pi->uvd_power_gated = gate;
770 ci_update_uvd_dpm(rdev, gate);
773 bool ci_dpm_vblank_too_short(struct radeon_device *rdev)
775 struct ci_power_info *pi = ci_get_pi(rdev);
776 u32 vblank_time = r600_dpm_get_vblank_time(rdev);
777 u32 switch_limit = pi->mem_gddr5 ? 450 : 300;
779 if (vblank_time < switch_limit)
786 static void ci_apply_state_adjust_rules(struct radeon_device *rdev,
787 struct radeon_ps *rps)
789 struct ci_ps *ps = ci_get_ps(rps);
790 struct ci_power_info *pi = ci_get_pi(rdev);
791 struct radeon_clock_and_voltage_limits *max_limits;
792 bool disable_mclk_switching;
796 if (rps->vce_active) {
797 rps->evclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].evclk;
798 rps->ecclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].ecclk;
804 if ((rdev->pm.dpm.new_active_crtc_count > 1) ||
805 ci_dpm_vblank_too_short(rdev))
806 disable_mclk_switching = true;
808 disable_mclk_switching = false;
810 if ((rps->class & ATOM_PPLIB_CLASSIFICATION_UI_MASK) == ATOM_PPLIB_CLASSIFICATION_UI_BATTERY)
811 pi->battery_state = true;
813 pi->battery_state = false;
815 if (rdev->pm.dpm.ac_power)
816 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac;
818 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc;
820 if (rdev->pm.dpm.ac_power == false) {
821 for (i = 0; i < ps->performance_level_count; i++) {
822 if (ps->performance_levels[i].mclk > max_limits->mclk)
823 ps->performance_levels[i].mclk = max_limits->mclk;
824 if (ps->performance_levels[i].sclk > max_limits->sclk)
825 ps->performance_levels[i].sclk = max_limits->sclk;
829 /* XXX validate the min clocks required for display */
831 if (disable_mclk_switching) {
832 mclk = ps->performance_levels[ps->performance_level_count - 1].mclk;
833 sclk = ps->performance_levels[0].sclk;
835 mclk = ps->performance_levels[0].mclk;
836 sclk = ps->performance_levels[0].sclk;
839 if (rps->vce_active) {
840 if (sclk < rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk)
841 sclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].sclk;
842 if (mclk < rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].mclk)
843 mclk = rdev->pm.dpm.vce_states[rdev->pm.dpm.vce_level].mclk;
846 ps->performance_levels[0].sclk = sclk;
847 ps->performance_levels[0].mclk = mclk;
849 if (ps->performance_levels[1].sclk < ps->performance_levels[0].sclk)
850 ps->performance_levels[1].sclk = ps->performance_levels[0].sclk;
852 if (disable_mclk_switching) {
853 if (ps->performance_levels[0].mclk < ps->performance_levels[1].mclk)
854 ps->performance_levels[0].mclk = ps->performance_levels[1].mclk;
856 if (ps->performance_levels[1].mclk < ps->performance_levels[0].mclk)
857 ps->performance_levels[1].mclk = ps->performance_levels[0].mclk;
861 static int ci_thermal_set_temperature_range(struct radeon_device *rdev,
862 int min_temp, int max_temp)
864 int low_temp = 0 * 1000;
865 int high_temp = 255 * 1000;
868 if (low_temp < min_temp)
870 if (high_temp > max_temp)
871 high_temp = max_temp;
872 if (high_temp < low_temp) {
873 DRM_ERROR("invalid thermal range: %d - %d\n", low_temp, high_temp);
877 tmp = RREG32_SMC(CG_THERMAL_INT);
878 tmp &= ~(CI_DIG_THERM_INTH_MASK | CI_DIG_THERM_INTL_MASK);
879 tmp |= CI_DIG_THERM_INTH(high_temp / 1000) |
880 CI_DIG_THERM_INTL(low_temp / 1000);
881 WREG32_SMC(CG_THERMAL_INT, tmp);
884 /* XXX: need to figure out how to handle this properly */
885 tmp = RREG32_SMC(CG_THERMAL_CTRL);
886 tmp &= DIG_THERM_DPM_MASK;
887 tmp |= DIG_THERM_DPM(high_temp / 1000);
888 WREG32_SMC(CG_THERMAL_CTRL, tmp);
891 rdev->pm.dpm.thermal.min_temp = low_temp;
892 rdev->pm.dpm.thermal.max_temp = high_temp;
897 static int ci_thermal_enable_alert(struct radeon_device *rdev,
900 u32 thermal_int = RREG32_SMC(CG_THERMAL_INT);
904 thermal_int &= ~(THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW);
905 WREG32_SMC(CG_THERMAL_INT, thermal_int);
906 rdev->irq.dpm_thermal = false;
907 result = ci_send_msg_to_smc(rdev, PPSMC_MSG_Thermal_Cntl_Enable);
908 if (result != PPSMC_Result_OK) {
909 DRM_DEBUG_KMS("Could not enable thermal interrupts.\n");
913 thermal_int |= THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW;
914 WREG32_SMC(CG_THERMAL_INT, thermal_int);
915 rdev->irq.dpm_thermal = true;
916 result = ci_send_msg_to_smc(rdev, PPSMC_MSG_Thermal_Cntl_Disable);
917 if (result != PPSMC_Result_OK) {
918 DRM_DEBUG_KMS("Could not disable thermal interrupts.\n");
926 static void ci_fan_ctrl_set_static_mode(struct radeon_device *rdev, u32 mode)
928 struct ci_power_info *pi = ci_get_pi(rdev);
931 if (pi->fan_ctrl_is_in_default_mode) {
932 tmp = (RREG32_SMC(CG_FDO_CTRL2) & FDO_PWM_MODE_MASK) >> FDO_PWM_MODE_SHIFT;
933 pi->fan_ctrl_default_mode = tmp;
934 tmp = (RREG32_SMC(CG_FDO_CTRL2) & TMIN_MASK) >> TMIN_SHIFT;
936 pi->fan_ctrl_is_in_default_mode = false;
939 tmp = RREG32_SMC(CG_FDO_CTRL2) & ~TMIN_MASK;
941 WREG32_SMC(CG_FDO_CTRL2, tmp);
943 tmp = RREG32_SMC(CG_FDO_CTRL2) & ~FDO_PWM_MODE_MASK;
944 tmp |= FDO_PWM_MODE(mode);
945 WREG32_SMC(CG_FDO_CTRL2, tmp);
948 static int ci_thermal_setup_fan_table(struct radeon_device *rdev)
950 struct ci_power_info *pi = ci_get_pi(rdev);
951 SMU7_Discrete_FanTable fan_table = { FDO_MODE_HARDWARE };
953 u32 t_diff1, t_diff2, pwm_diff1, pwm_diff2;
954 u16 fdo_min, slope1, slope2;
955 u32 reference_clock, tmp;
959 if (!pi->fan_table_start) {
960 rdev->pm.dpm.fan.ucode_fan_control = false;
964 duty100 = (RREG32_SMC(CG_FDO_CTRL1) & FMAX_DUTY100_MASK) >> FMAX_DUTY100_SHIFT;
967 rdev->pm.dpm.fan.ucode_fan_control = false;
971 tmp64 = (u64)rdev->pm.dpm.fan.pwm_min * duty100;
972 do_div(tmp64, 10000);
973 fdo_min = (u16)tmp64;
975 t_diff1 = rdev->pm.dpm.fan.t_med - rdev->pm.dpm.fan.t_min;
976 t_diff2 = rdev->pm.dpm.fan.t_high - rdev->pm.dpm.fan.t_med;
978 pwm_diff1 = rdev->pm.dpm.fan.pwm_med - rdev->pm.dpm.fan.pwm_min;
979 pwm_diff2 = rdev->pm.dpm.fan.pwm_high - rdev->pm.dpm.fan.pwm_med;
981 slope1 = (u16)((50 + ((16 * duty100 * pwm_diff1) / t_diff1)) / 100);
982 slope2 = (u16)((50 + ((16 * duty100 * pwm_diff2) / t_diff2)) / 100);
984 fan_table.TempMin = cpu_to_be16((50 + rdev->pm.dpm.fan.t_min) / 100);
985 fan_table.TempMed = cpu_to_be16((50 + rdev->pm.dpm.fan.t_med) / 100);
986 fan_table.TempMax = cpu_to_be16((50 + rdev->pm.dpm.fan.t_max) / 100);
988 fan_table.Slope1 = cpu_to_be16(slope1);
989 fan_table.Slope2 = cpu_to_be16(slope2);
991 fan_table.FdoMin = cpu_to_be16(fdo_min);
993 fan_table.HystDown = cpu_to_be16(rdev->pm.dpm.fan.t_hyst);
995 fan_table.HystUp = cpu_to_be16(1);
997 fan_table.HystSlope = cpu_to_be16(1);
999 fan_table.TempRespLim = cpu_to_be16(5);
1001 reference_clock = radeon_get_xclk(rdev);
1003 fan_table.RefreshPeriod = cpu_to_be32((rdev->pm.dpm.fan.cycle_delay *
1004 reference_clock) / 1600);
1006 fan_table.FdoMax = cpu_to_be16((u16)duty100);
1008 tmp = (RREG32_SMC(CG_MULT_THERMAL_CTRL) & TEMP_SEL_MASK) >> TEMP_SEL_SHIFT;
1009 fan_table.TempSrc = (uint8_t)tmp;
1011 ret = ci_copy_bytes_to_smc(rdev,
1012 pi->fan_table_start,
1018 DRM_ERROR("Failed to load fan table to the SMC.");
1019 rdev->pm.dpm.fan.ucode_fan_control = false;
1025 static int ci_fan_ctrl_start_smc_fan_control(struct radeon_device *rdev)
1027 struct ci_power_info *pi = ci_get_pi(rdev);
1030 if (pi->caps_od_fuzzy_fan_control_support) {
1031 ret = ci_send_msg_to_smc_with_parameter(rdev,
1032 PPSMC_StartFanControl,
1034 if (ret != PPSMC_Result_OK)
1036 ret = ci_send_msg_to_smc_with_parameter(rdev,
1037 PPSMC_MSG_SetFanPwmMax,
1038 rdev->pm.dpm.fan.default_max_fan_pwm);
1039 if (ret != PPSMC_Result_OK)
1042 ret = ci_send_msg_to_smc_with_parameter(rdev,
1043 PPSMC_StartFanControl,
1045 if (ret != PPSMC_Result_OK)
1049 pi->fan_is_controlled_by_smc = true;
1053 static int ci_fan_ctrl_stop_smc_fan_control(struct radeon_device *rdev)
1056 struct ci_power_info *pi = ci_get_pi(rdev);
1058 ret = ci_send_msg_to_smc(rdev, PPSMC_StopFanControl);
1059 if (ret == PPSMC_Result_OK) {
1060 pi->fan_is_controlled_by_smc = false;
1066 int ci_fan_ctrl_get_fan_speed_percent(struct radeon_device *rdev,
1072 if (rdev->pm.no_fan)
1075 duty100 = (RREG32_SMC(CG_FDO_CTRL1) & FMAX_DUTY100_MASK) >> FMAX_DUTY100_SHIFT;
1076 duty = (RREG32_SMC(CG_THERMAL_STATUS) & FDO_PWM_DUTY_MASK) >> FDO_PWM_DUTY_SHIFT;
1081 tmp64 = (u64)duty * 100;
1082 do_div(tmp64, duty100);
1083 *speed = (u32)tmp64;
1091 int ci_fan_ctrl_set_fan_speed_percent(struct radeon_device *rdev,
1097 struct ci_power_info *pi = ci_get_pi(rdev);
1099 if (rdev->pm.no_fan)
1102 if (pi->fan_is_controlled_by_smc)
1108 duty100 = (RREG32_SMC(CG_FDO_CTRL1) & FMAX_DUTY100_MASK) >> FMAX_DUTY100_SHIFT;
1113 tmp64 = (u64)speed * duty100;
1117 tmp = RREG32_SMC(CG_FDO_CTRL0) & ~FDO_STATIC_DUTY_MASK;
1118 tmp |= FDO_STATIC_DUTY(duty);
1119 WREG32_SMC(CG_FDO_CTRL0, tmp);
1124 void ci_fan_ctrl_set_mode(struct radeon_device *rdev, u32 mode)
1127 /* stop auto-manage */
1128 if (rdev->pm.dpm.fan.ucode_fan_control)
1129 ci_fan_ctrl_stop_smc_fan_control(rdev);
1130 ci_fan_ctrl_set_static_mode(rdev, mode);
1132 /* restart auto-manage */
1133 if (rdev->pm.dpm.fan.ucode_fan_control)
1134 ci_thermal_start_smc_fan_control(rdev);
1136 ci_fan_ctrl_set_default_mode(rdev);
1140 u32 ci_fan_ctrl_get_mode(struct radeon_device *rdev)
1142 struct ci_power_info *pi = ci_get_pi(rdev);
1145 if (pi->fan_is_controlled_by_smc)
1148 tmp = RREG32_SMC(CG_FDO_CTRL2) & FDO_PWM_MODE_MASK;
1149 return (tmp >> FDO_PWM_MODE_SHIFT);
1153 static int ci_fan_ctrl_get_fan_speed_rpm(struct radeon_device *rdev,
1157 u32 xclk = radeon_get_xclk(rdev);
1159 if (rdev->pm.no_fan)
1162 if (rdev->pm.fan_pulses_per_revolution == 0)
1165 tach_period = (RREG32_SMC(CG_TACH_STATUS) & TACH_PERIOD_MASK) >> TACH_PERIOD_SHIFT;
1166 if (tach_period == 0)
1169 *speed = 60 * xclk * 10000 / tach_period;
1174 static int ci_fan_ctrl_set_fan_speed_rpm(struct radeon_device *rdev,
1177 u32 tach_period, tmp;
1178 u32 xclk = radeon_get_xclk(rdev);
1180 if (rdev->pm.no_fan)
1183 if (rdev->pm.fan_pulses_per_revolution == 0)
1186 if ((speed < rdev->pm.fan_min_rpm) ||
1187 (speed > rdev->pm.fan_max_rpm))
1190 if (rdev->pm.dpm.fan.ucode_fan_control)
1191 ci_fan_ctrl_stop_smc_fan_control(rdev);
1193 tach_period = 60 * xclk * 10000 / (8 * speed);
1194 tmp = RREG32_SMC(CG_TACH_CTRL) & ~TARGET_PERIOD_MASK;
1195 tmp |= TARGET_PERIOD(tach_period);
1196 WREG32_SMC(CG_TACH_CTRL, tmp);
1198 ci_fan_ctrl_set_static_mode(rdev, FDO_PWM_MODE_STATIC_RPM);
1204 static void ci_fan_ctrl_set_default_mode(struct radeon_device *rdev)
1206 struct ci_power_info *pi = ci_get_pi(rdev);
1209 if (!pi->fan_ctrl_is_in_default_mode) {
1210 tmp = RREG32_SMC(CG_FDO_CTRL2) & ~FDO_PWM_MODE_MASK;
1211 tmp |= FDO_PWM_MODE(pi->fan_ctrl_default_mode);
1212 WREG32_SMC(CG_FDO_CTRL2, tmp);
1214 tmp = RREG32_SMC(CG_FDO_CTRL2) & ~TMIN_MASK;
1215 tmp |= TMIN(pi->t_min);
1216 WREG32_SMC(CG_FDO_CTRL2, tmp);
1217 pi->fan_ctrl_is_in_default_mode = true;
1221 static void ci_thermal_start_smc_fan_control(struct radeon_device *rdev)
1223 if (rdev->pm.dpm.fan.ucode_fan_control) {
1224 ci_fan_ctrl_start_smc_fan_control(rdev);
1225 ci_fan_ctrl_set_static_mode(rdev, FDO_PWM_MODE_STATIC);
1229 static void ci_thermal_initialize(struct radeon_device *rdev)
1233 if (rdev->pm.fan_pulses_per_revolution) {
1234 tmp = RREG32_SMC(CG_TACH_CTRL) & ~EDGE_PER_REV_MASK;
1235 tmp |= EDGE_PER_REV(rdev->pm.fan_pulses_per_revolution -1);
1236 WREG32_SMC(CG_TACH_CTRL, tmp);
1239 tmp = RREG32_SMC(CG_FDO_CTRL2) & ~TACH_PWM_RESP_RATE_MASK;
1240 tmp |= TACH_PWM_RESP_RATE(0x28);
1241 WREG32_SMC(CG_FDO_CTRL2, tmp);
1244 static int ci_thermal_start_thermal_controller(struct radeon_device *rdev)
1248 ci_thermal_initialize(rdev);
1249 ret = ci_thermal_set_temperature_range(rdev, R600_TEMP_RANGE_MIN, R600_TEMP_RANGE_MAX);
1252 ret = ci_thermal_enable_alert(rdev, true);
1255 if (rdev->pm.dpm.fan.ucode_fan_control) {
1256 ret = ci_thermal_setup_fan_table(rdev);
1259 ci_thermal_start_smc_fan_control(rdev);
1265 static void ci_thermal_stop_thermal_controller(struct radeon_device *rdev)
1267 if (!rdev->pm.no_fan)
1268 ci_fan_ctrl_set_default_mode(rdev);
1272 static int ci_read_smc_soft_register(struct radeon_device *rdev,
1273 u16 reg_offset, u32 *value)
1275 struct ci_power_info *pi = ci_get_pi(rdev);
1277 return ci_read_smc_sram_dword(rdev,
1278 pi->soft_regs_start + reg_offset,
1279 value, pi->sram_end);
1283 static int ci_write_smc_soft_register(struct radeon_device *rdev,
1284 u16 reg_offset, u32 value)
1286 struct ci_power_info *pi = ci_get_pi(rdev);
1288 return ci_write_smc_sram_dword(rdev,
1289 pi->soft_regs_start + reg_offset,
1290 value, pi->sram_end);
1293 static void ci_init_fps_limits(struct radeon_device *rdev)
1295 struct ci_power_info *pi = ci_get_pi(rdev);
1296 SMU7_Discrete_DpmTable *table = &pi->smc_state_table;
1302 table->FpsHighT = cpu_to_be16(tmp);
1305 table->FpsLowT = cpu_to_be16(tmp);
1309 static int ci_update_sclk_t(struct radeon_device *rdev)
1311 struct ci_power_info *pi = ci_get_pi(rdev);
1313 u32 low_sclk_interrupt_t = 0;
1315 if (pi->caps_sclk_throttle_low_notification) {
1316 low_sclk_interrupt_t = cpu_to_be32(pi->low_sclk_interrupt_t);
1318 ret = ci_copy_bytes_to_smc(rdev,
1319 pi->dpm_table_start +
1320 offsetof(SMU7_Discrete_DpmTable, LowSclkInterruptT),
1321 (u8 *)&low_sclk_interrupt_t,
1322 sizeof(u32), pi->sram_end);
1329 static void ci_get_leakage_voltages(struct radeon_device *rdev)
1331 struct ci_power_info *pi = ci_get_pi(rdev);
1332 u16 leakage_id, virtual_voltage_id;
1336 pi->vddc_leakage.count = 0;
1337 pi->vddci_leakage.count = 0;
1339 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_EVV) {
1340 for (i = 0; i < CISLANDS_MAX_LEAKAGE_COUNT; i++) {
1341 virtual_voltage_id = ATOM_VIRTUAL_VOLTAGE_ID0 + i;
1342 if (radeon_atom_get_voltage_evv(rdev, virtual_voltage_id, &vddc) != 0)
1344 if (vddc != 0 && vddc != virtual_voltage_id) {
1345 pi->vddc_leakage.actual_voltage[pi->vddc_leakage.count] = vddc;
1346 pi->vddc_leakage.leakage_id[pi->vddc_leakage.count] = virtual_voltage_id;
1347 pi->vddc_leakage.count++;
1350 } else if (radeon_atom_get_leakage_id_from_vbios(rdev, &leakage_id) == 0) {
1351 for (i = 0; i < CISLANDS_MAX_LEAKAGE_COUNT; i++) {
1352 virtual_voltage_id = ATOM_VIRTUAL_VOLTAGE_ID0 + i;
1353 if (radeon_atom_get_leakage_vddc_based_on_leakage_params(rdev, &vddc, &vddci,
1356 if (vddc != 0 && vddc != virtual_voltage_id) {
1357 pi->vddc_leakage.actual_voltage[pi->vddc_leakage.count] = vddc;
1358 pi->vddc_leakage.leakage_id[pi->vddc_leakage.count] = virtual_voltage_id;
1359 pi->vddc_leakage.count++;
1361 if (vddci != 0 && vddci != virtual_voltage_id) {
1362 pi->vddci_leakage.actual_voltage[pi->vddci_leakage.count] = vddci;
1363 pi->vddci_leakage.leakage_id[pi->vddci_leakage.count] = virtual_voltage_id;
1364 pi->vddci_leakage.count++;
1371 static void ci_set_dpm_event_sources(struct radeon_device *rdev, u32 sources)
1373 struct ci_power_info *pi = ci_get_pi(rdev);
1374 bool want_thermal_protection;
1375 enum radeon_dpm_event_src dpm_event_src;
1381 want_thermal_protection = false;
1383 case (1 << RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL):
1384 want_thermal_protection = true;
1385 dpm_event_src = RADEON_DPM_EVENT_SRC_DIGITAL;
1387 case (1 << RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL):
1388 want_thermal_protection = true;
1389 dpm_event_src = RADEON_DPM_EVENT_SRC_EXTERNAL;
1391 case ((1 << RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL) |
1392 (1 << RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL)):
1393 want_thermal_protection = true;
1394 dpm_event_src = RADEON_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL;
1398 if (want_thermal_protection) {
1400 /* XXX: need to figure out how to handle this properly */
1401 tmp = RREG32_SMC(CG_THERMAL_CTRL);
1402 tmp &= DPM_EVENT_SRC_MASK;
1403 tmp |= DPM_EVENT_SRC(dpm_event_src);
1404 WREG32_SMC(CG_THERMAL_CTRL, tmp);
1407 tmp = RREG32_SMC(GENERAL_PWRMGT);
1408 if (pi->thermal_protection)
1409 tmp &= ~THERMAL_PROTECTION_DIS;
1411 tmp |= THERMAL_PROTECTION_DIS;
1412 WREG32_SMC(GENERAL_PWRMGT, tmp);
1414 tmp = RREG32_SMC(GENERAL_PWRMGT);
1415 tmp |= THERMAL_PROTECTION_DIS;
1416 WREG32_SMC(GENERAL_PWRMGT, tmp);
1420 static void ci_enable_auto_throttle_source(struct radeon_device *rdev,
1421 enum radeon_dpm_auto_throttle_src source,
1424 struct ci_power_info *pi = ci_get_pi(rdev);
1427 if (!(pi->active_auto_throttle_sources & (1 << source))) {
1428 pi->active_auto_throttle_sources |= 1 << source;
1429 ci_set_dpm_event_sources(rdev, pi->active_auto_throttle_sources);
1432 if (pi->active_auto_throttle_sources & (1 << source)) {
1433 pi->active_auto_throttle_sources &= ~(1 << source);
1434 ci_set_dpm_event_sources(rdev, pi->active_auto_throttle_sources);
1439 static void ci_enable_vr_hot_gpio_interrupt(struct radeon_device *rdev)
1441 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_REGULATOR_HOT)
1442 ci_send_msg_to_smc(rdev, PPSMC_MSG_EnableVRHotGPIOInterrupt);
1445 static int ci_unfreeze_sclk_mclk_dpm(struct radeon_device *rdev)
1447 struct ci_power_info *pi = ci_get_pi(rdev);
1448 PPSMC_Result smc_result;
1450 if (!pi->need_update_smu7_dpm_table)
1453 if ((!pi->sclk_dpm_key_disabled) &&
1454 (pi->need_update_smu7_dpm_table & (DPMTABLE_OD_UPDATE_SCLK | DPMTABLE_UPDATE_SCLK))) {
1455 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_SCLKDPM_UnfreezeLevel);
1456 if (smc_result != PPSMC_Result_OK)
1460 if ((!pi->mclk_dpm_key_disabled) &&
1461 (pi->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_MCLK)) {
1462 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_MCLKDPM_UnfreezeLevel);
1463 if (smc_result != PPSMC_Result_OK)
1467 pi->need_update_smu7_dpm_table = 0;
1471 static int ci_enable_sclk_mclk_dpm(struct radeon_device *rdev, bool enable)
1473 struct ci_power_info *pi = ci_get_pi(rdev);
1474 PPSMC_Result smc_result;
1477 if (!pi->sclk_dpm_key_disabled) {
1478 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_DPM_Enable);
1479 if (smc_result != PPSMC_Result_OK)
1483 if (!pi->mclk_dpm_key_disabled) {
1484 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_MCLKDPM_Enable);
1485 if (smc_result != PPSMC_Result_OK)
1488 WREG32_P(MC_SEQ_CNTL_3, CAC_EN, ~CAC_EN);
1490 WREG32_SMC(LCAC_MC0_CNTL, 0x05);
1491 WREG32_SMC(LCAC_MC1_CNTL, 0x05);
1492 WREG32_SMC(LCAC_CPL_CNTL, 0x100005);
1496 WREG32_SMC(LCAC_MC0_CNTL, 0x400005);
1497 WREG32_SMC(LCAC_MC1_CNTL, 0x400005);
1498 WREG32_SMC(LCAC_CPL_CNTL, 0x500005);
1501 if (!pi->sclk_dpm_key_disabled) {
1502 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_DPM_Disable);
1503 if (smc_result != PPSMC_Result_OK)
1507 if (!pi->mclk_dpm_key_disabled) {
1508 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_MCLKDPM_Disable);
1509 if (smc_result != PPSMC_Result_OK)
1517 static int ci_start_dpm(struct radeon_device *rdev)
1519 struct ci_power_info *pi = ci_get_pi(rdev);
1520 PPSMC_Result smc_result;
1524 tmp = RREG32_SMC(GENERAL_PWRMGT);
1525 tmp |= GLOBAL_PWRMGT_EN;
1526 WREG32_SMC(GENERAL_PWRMGT, tmp);
1528 tmp = RREG32_SMC(SCLK_PWRMGT_CNTL);
1529 tmp |= DYNAMIC_PM_EN;
1530 WREG32_SMC(SCLK_PWRMGT_CNTL, tmp);
1532 ci_write_smc_soft_register(rdev, offsetof(SMU7_SoftRegisters, VoltageChangeTimeout), 0x1000);
1534 WREG32_P(BIF_LNCNT_RESET, 0, ~RESET_LNCNT_EN);
1536 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_Voltage_Cntl_Enable);
1537 if (smc_result != PPSMC_Result_OK)
1540 ret = ci_enable_sclk_mclk_dpm(rdev, true);
1544 if (!pi->pcie_dpm_key_disabled) {
1545 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_PCIeDPM_Enable);
1546 if (smc_result != PPSMC_Result_OK)
1553 static int ci_freeze_sclk_mclk_dpm(struct radeon_device *rdev)
1555 struct ci_power_info *pi = ci_get_pi(rdev);
1556 PPSMC_Result smc_result;
1558 if (!pi->need_update_smu7_dpm_table)
1561 if ((!pi->sclk_dpm_key_disabled) &&
1562 (pi->need_update_smu7_dpm_table & (DPMTABLE_OD_UPDATE_SCLK | DPMTABLE_UPDATE_SCLK))) {
1563 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_SCLKDPM_FreezeLevel);
1564 if (smc_result != PPSMC_Result_OK)
1568 if ((!pi->mclk_dpm_key_disabled) &&
1569 (pi->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_MCLK)) {
1570 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_MCLKDPM_FreezeLevel);
1571 if (smc_result != PPSMC_Result_OK)
1578 static int ci_stop_dpm(struct radeon_device *rdev)
1580 struct ci_power_info *pi = ci_get_pi(rdev);
1581 PPSMC_Result smc_result;
1585 tmp = RREG32_SMC(GENERAL_PWRMGT);
1586 tmp &= ~GLOBAL_PWRMGT_EN;
1587 WREG32_SMC(GENERAL_PWRMGT, tmp);
1589 tmp = RREG32_SMC(SCLK_PWRMGT_CNTL);
1590 tmp &= ~DYNAMIC_PM_EN;
1591 WREG32_SMC(SCLK_PWRMGT_CNTL, tmp);
1593 if (!pi->pcie_dpm_key_disabled) {
1594 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_PCIeDPM_Disable);
1595 if (smc_result != PPSMC_Result_OK)
1599 ret = ci_enable_sclk_mclk_dpm(rdev, false);
1603 smc_result = ci_send_msg_to_smc(rdev, PPSMC_MSG_Voltage_Cntl_Disable);
1604 if (smc_result != PPSMC_Result_OK)
1610 static void ci_enable_sclk_control(struct radeon_device *rdev, bool enable)
1612 u32 tmp = RREG32_SMC(SCLK_PWRMGT_CNTL);
1615 tmp &= ~SCLK_PWRMGT_OFF;
1617 tmp |= SCLK_PWRMGT_OFF;
1618 WREG32_SMC(SCLK_PWRMGT_CNTL, tmp);
1622 static int ci_notify_hw_of_power_source(struct radeon_device *rdev,
1625 struct ci_power_info *pi = ci_get_pi(rdev);
1626 struct radeon_cac_tdp_table *cac_tdp_table =
1627 rdev->pm.dpm.dyn_state.cac_tdp_table;
1631 power_limit = (u32)(cac_tdp_table->maximum_power_delivery_limit * 256);
1633 power_limit = (u32)(cac_tdp_table->battery_power_limit * 256);
1635 ci_set_power_limit(rdev, power_limit);
1637 if (pi->caps_automatic_dc_transition) {
1639 ci_send_msg_to_smc(rdev, PPSMC_MSG_RunningOnAC);
1641 ci_send_msg_to_smc(rdev, PPSMC_MSG_Remove_DC_Clamp);
1648 static PPSMC_Result ci_send_msg_to_smc_with_parameter(struct radeon_device *rdev,
1649 PPSMC_Msg msg, u32 parameter)
1651 WREG32(SMC_MSG_ARG_0, parameter);
1652 return ci_send_msg_to_smc(rdev, msg);
1655 static PPSMC_Result ci_send_msg_to_smc_return_parameter(struct radeon_device *rdev,
1656 PPSMC_Msg msg, u32 *parameter)
1658 PPSMC_Result smc_result;
1660 smc_result = ci_send_msg_to_smc(rdev, msg);
1662 if ((smc_result == PPSMC_Result_OK) && parameter)
1663 *parameter = RREG32(SMC_MSG_ARG_0);
1668 static int ci_dpm_force_state_sclk(struct radeon_device *rdev, u32 n)
1670 struct ci_power_info *pi = ci_get_pi(rdev);
1672 if (!pi->sclk_dpm_key_disabled) {
1673 PPSMC_Result smc_result =
1674 ci_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_SCLKDPM_SetEnabledMask, 1 << n);
1675 if (smc_result != PPSMC_Result_OK)
1682 static int ci_dpm_force_state_mclk(struct radeon_device *rdev, u32 n)
1684 struct ci_power_info *pi = ci_get_pi(rdev);
1686 if (!pi->mclk_dpm_key_disabled) {
1687 PPSMC_Result smc_result =
1688 ci_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_MCLKDPM_SetEnabledMask, 1 << n);
1689 if (smc_result != PPSMC_Result_OK)
1696 static int ci_dpm_force_state_pcie(struct radeon_device *rdev, u32 n)
1698 struct ci_power_info *pi = ci_get_pi(rdev);
1700 if (!pi->pcie_dpm_key_disabled) {
1701 PPSMC_Result smc_result =
1702 ci_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_PCIeDPM_ForceLevel, n);
1703 if (smc_result != PPSMC_Result_OK)
1710 static int ci_set_power_limit(struct radeon_device *rdev, u32 n)
1712 struct ci_power_info *pi = ci_get_pi(rdev);
1714 if (pi->power_containment_features & POWERCONTAINMENT_FEATURE_PkgPwrLimit) {
1715 PPSMC_Result smc_result =
1716 ci_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_PkgPwrSetLimit, n);
1717 if (smc_result != PPSMC_Result_OK)
1724 static int ci_set_overdrive_target_tdp(struct radeon_device *rdev,
1727 PPSMC_Result smc_result =
1728 ci_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_OverDriveSetTargetTdp, target_tdp);
1729 if (smc_result != PPSMC_Result_OK)
1735 static int ci_set_boot_state(struct radeon_device *rdev)
1737 return ci_enable_sclk_mclk_dpm(rdev, false);
1741 static u32 ci_get_average_sclk_freq(struct radeon_device *rdev)
1744 PPSMC_Result smc_result =
1745 ci_send_msg_to_smc_return_parameter(rdev,
1746 PPSMC_MSG_API_GetSclkFrequency,
1748 if (smc_result != PPSMC_Result_OK)
1754 static u32 ci_get_average_mclk_freq(struct radeon_device *rdev)
1757 PPSMC_Result smc_result =
1758 ci_send_msg_to_smc_return_parameter(rdev,
1759 PPSMC_MSG_API_GetMclkFrequency,
1761 if (smc_result != PPSMC_Result_OK)
1767 static void ci_dpm_start_smc(struct radeon_device *rdev)
1771 ci_program_jump_on_start(rdev);
1772 ci_start_smc_clock(rdev);
1774 for (i = 0; i < rdev->usec_timeout; i++) {
1775 if (RREG32_SMC(FIRMWARE_FLAGS) & INTERRUPTS_ENABLED)
1780 static void ci_dpm_stop_smc(struct radeon_device *rdev)
1783 ci_stop_smc_clock(rdev);
1786 static int ci_process_firmware_header(struct radeon_device *rdev)
1788 struct ci_power_info *pi = ci_get_pi(rdev);
1792 ret = ci_read_smc_sram_dword(rdev,
1793 SMU7_FIRMWARE_HEADER_LOCATION +
1794 offsetof(SMU7_Firmware_Header, DpmTable),
1795 &tmp, pi->sram_end);
1799 pi->dpm_table_start = tmp;
1801 ret = ci_read_smc_sram_dword(rdev,
1802 SMU7_FIRMWARE_HEADER_LOCATION +
1803 offsetof(SMU7_Firmware_Header, SoftRegisters),
1804 &tmp, pi->sram_end);
1808 pi->soft_regs_start = tmp;
1810 ret = ci_read_smc_sram_dword(rdev,
1811 SMU7_FIRMWARE_HEADER_LOCATION +
1812 offsetof(SMU7_Firmware_Header, mcRegisterTable),
1813 &tmp, pi->sram_end);
1817 pi->mc_reg_table_start = tmp;
1819 ret = ci_read_smc_sram_dword(rdev,
1820 SMU7_FIRMWARE_HEADER_LOCATION +
1821 offsetof(SMU7_Firmware_Header, FanTable),
1822 &tmp, pi->sram_end);
1826 pi->fan_table_start = tmp;
1828 ret = ci_read_smc_sram_dword(rdev,
1829 SMU7_FIRMWARE_HEADER_LOCATION +
1830 offsetof(SMU7_Firmware_Header, mcArbDramTimingTable),
1831 &tmp, pi->sram_end);
1835 pi->arb_table_start = tmp;
1840 static void ci_read_clock_registers(struct radeon_device *rdev)
1842 struct ci_power_info *pi = ci_get_pi(rdev);
1844 pi->clock_registers.cg_spll_func_cntl =
1845 RREG32_SMC(CG_SPLL_FUNC_CNTL);
1846 pi->clock_registers.cg_spll_func_cntl_2 =
1847 RREG32_SMC(CG_SPLL_FUNC_CNTL_2);
1848 pi->clock_registers.cg_spll_func_cntl_3 =
1849 RREG32_SMC(CG_SPLL_FUNC_CNTL_3);
1850 pi->clock_registers.cg_spll_func_cntl_4 =
1851 RREG32_SMC(CG_SPLL_FUNC_CNTL_4);
1852 pi->clock_registers.cg_spll_spread_spectrum =
1853 RREG32_SMC(CG_SPLL_SPREAD_SPECTRUM);
1854 pi->clock_registers.cg_spll_spread_spectrum_2 =
1855 RREG32_SMC(CG_SPLL_SPREAD_SPECTRUM_2);
1856 pi->clock_registers.dll_cntl = RREG32(DLL_CNTL);
1857 pi->clock_registers.mclk_pwrmgt_cntl = RREG32(MCLK_PWRMGT_CNTL);
1858 pi->clock_registers.mpll_ad_func_cntl = RREG32(MPLL_AD_FUNC_CNTL);
1859 pi->clock_registers.mpll_dq_func_cntl = RREG32(MPLL_DQ_FUNC_CNTL);
1860 pi->clock_registers.mpll_func_cntl = RREG32(MPLL_FUNC_CNTL);
1861 pi->clock_registers.mpll_func_cntl_1 = RREG32(MPLL_FUNC_CNTL_1);
1862 pi->clock_registers.mpll_func_cntl_2 = RREG32(MPLL_FUNC_CNTL_2);
1863 pi->clock_registers.mpll_ss1 = RREG32(MPLL_SS1);
1864 pi->clock_registers.mpll_ss2 = RREG32(MPLL_SS2);
1867 static void ci_init_sclk_t(struct radeon_device *rdev)
1869 struct ci_power_info *pi = ci_get_pi(rdev);
1871 pi->low_sclk_interrupt_t = 0;
1874 static void ci_enable_thermal_protection(struct radeon_device *rdev,
1877 u32 tmp = RREG32_SMC(GENERAL_PWRMGT);
1880 tmp &= ~THERMAL_PROTECTION_DIS;
1882 tmp |= THERMAL_PROTECTION_DIS;
1883 WREG32_SMC(GENERAL_PWRMGT, tmp);
1886 static void ci_enable_acpi_power_management(struct radeon_device *rdev)
1888 u32 tmp = RREG32_SMC(GENERAL_PWRMGT);
1890 tmp |= STATIC_PM_EN;
1892 WREG32_SMC(GENERAL_PWRMGT, tmp);
1896 static int ci_enter_ulp_state(struct radeon_device *rdev)
1899 WREG32(SMC_MESSAGE_0, PPSMC_MSG_SwitchToMinimumPower);
1906 static int ci_exit_ulp_state(struct radeon_device *rdev)
1910 WREG32(SMC_MESSAGE_0, PPSMC_MSG_ResumeFromMinimumPower);
1914 for (i = 0; i < rdev->usec_timeout; i++) {
1915 if (RREG32(SMC_RESP_0) == 1)
1924 static int ci_notify_smc_display_change(struct radeon_device *rdev,
1927 PPSMC_Msg msg = has_display ? PPSMC_MSG_HasDisplay : PPSMC_MSG_NoDisplay;
1929 return (ci_send_msg_to_smc(rdev, msg) == PPSMC_Result_OK) ? 0 : -EINVAL;
1932 static int ci_enable_ds_master_switch(struct radeon_device *rdev,
1935 struct ci_power_info *pi = ci_get_pi(rdev);
1938 if (pi->caps_sclk_ds) {
1939 if (ci_send_msg_to_smc(rdev, PPSMC_MSG_MASTER_DeepSleep_ON) != PPSMC_Result_OK)
1942 if (ci_send_msg_to_smc(rdev, PPSMC_MSG_MASTER_DeepSleep_OFF) != PPSMC_Result_OK)
1946 if (pi->caps_sclk_ds) {
1947 if (ci_send_msg_to_smc(rdev, PPSMC_MSG_MASTER_DeepSleep_OFF) != PPSMC_Result_OK)
1955 static void ci_program_display_gap(struct radeon_device *rdev)
1957 u32 tmp = RREG32_SMC(CG_DISPLAY_GAP_CNTL);
1958 u32 pre_vbi_time_in_us;
1959 u32 frame_time_in_us;
1960 u32 ref_clock = rdev->clock.spll.reference_freq;
1961 u32 refresh_rate = r600_dpm_get_vrefresh(rdev);
1962 u32 vblank_time = r600_dpm_get_vblank_time(rdev);
1964 tmp &= ~DISP_GAP_MASK;
1965 if (rdev->pm.dpm.new_active_crtc_count > 0)
1966 tmp |= DISP_GAP(R600_PM_DISPLAY_GAP_VBLANK_OR_WM);
1968 tmp |= DISP_GAP(R600_PM_DISPLAY_GAP_IGNORE);
1969 WREG32_SMC(CG_DISPLAY_GAP_CNTL, tmp);
1971 if (refresh_rate == 0)
1973 if (vblank_time == 0xffffffff)
1975 frame_time_in_us = 1000000 / refresh_rate;
1976 pre_vbi_time_in_us =
1977 frame_time_in_us - 200 - vblank_time;
1978 tmp = pre_vbi_time_in_us * (ref_clock / 100);
1980 WREG32_SMC(CG_DISPLAY_GAP_CNTL2, tmp);
1981 ci_write_smc_soft_register(rdev, offsetof(SMU7_SoftRegisters, PreVBlankGap), 0x64);
1982 ci_write_smc_soft_register(rdev, offsetof(SMU7_SoftRegisters, VBlankTimeout), (frame_time_in_us - pre_vbi_time_in_us));
1985 ci_notify_smc_display_change(rdev, (rdev->pm.dpm.new_active_crtc_count == 1));
1989 static void ci_enable_spread_spectrum(struct radeon_device *rdev, bool enable)
1991 struct ci_power_info *pi = ci_get_pi(rdev);
1995 if (pi->caps_sclk_ss_support) {
1996 tmp = RREG32_SMC(GENERAL_PWRMGT);
1997 tmp |= DYN_SPREAD_SPECTRUM_EN;
1998 WREG32_SMC(GENERAL_PWRMGT, tmp);
2001 tmp = RREG32_SMC(CG_SPLL_SPREAD_SPECTRUM);
2003 WREG32_SMC(CG_SPLL_SPREAD_SPECTRUM, tmp);
2005 tmp = RREG32_SMC(GENERAL_PWRMGT);
2006 tmp &= ~DYN_SPREAD_SPECTRUM_EN;
2007 WREG32_SMC(GENERAL_PWRMGT, tmp);
2011 static void ci_program_sstp(struct radeon_device *rdev)
2013 WREG32_SMC(CG_SSP, (SSTU(R600_SSTU_DFLT) | SST(R600_SST_DFLT)));
2016 static void ci_enable_display_gap(struct radeon_device *rdev)
2018 u32 tmp = RREG32_SMC(CG_DISPLAY_GAP_CNTL);
2020 tmp &= ~(DISP_GAP_MASK | DISP_GAP_MCHG_MASK);
2021 tmp |= (DISP_GAP(R600_PM_DISPLAY_GAP_IGNORE) |
2022 DISP_GAP_MCHG(R600_PM_DISPLAY_GAP_VBLANK));
2024 WREG32_SMC(CG_DISPLAY_GAP_CNTL, tmp);
2027 static void ci_program_vc(struct radeon_device *rdev)
2031 tmp = RREG32_SMC(SCLK_PWRMGT_CNTL);
2032 tmp &= ~(RESET_SCLK_CNT | RESET_BUSY_CNT);
2033 WREG32_SMC(SCLK_PWRMGT_CNTL, tmp);
2035 WREG32_SMC(CG_FTV_0, CISLANDS_VRC_DFLT0);
2036 WREG32_SMC(CG_FTV_1, CISLANDS_VRC_DFLT1);
2037 WREG32_SMC(CG_FTV_2, CISLANDS_VRC_DFLT2);
2038 WREG32_SMC(CG_FTV_3, CISLANDS_VRC_DFLT3);
2039 WREG32_SMC(CG_FTV_4, CISLANDS_VRC_DFLT4);
2040 WREG32_SMC(CG_FTV_5, CISLANDS_VRC_DFLT5);
2041 WREG32_SMC(CG_FTV_6, CISLANDS_VRC_DFLT6);
2042 WREG32_SMC(CG_FTV_7, CISLANDS_VRC_DFLT7);
2045 static void ci_clear_vc(struct radeon_device *rdev)
2049 tmp = RREG32_SMC(SCLK_PWRMGT_CNTL);
2050 tmp |= (RESET_SCLK_CNT | RESET_BUSY_CNT);
2051 WREG32_SMC(SCLK_PWRMGT_CNTL, tmp);
2053 WREG32_SMC(CG_FTV_0, 0);
2054 WREG32_SMC(CG_FTV_1, 0);
2055 WREG32_SMC(CG_FTV_2, 0);
2056 WREG32_SMC(CG_FTV_3, 0);
2057 WREG32_SMC(CG_FTV_4, 0);
2058 WREG32_SMC(CG_FTV_5, 0);
2059 WREG32_SMC(CG_FTV_6, 0);
2060 WREG32_SMC(CG_FTV_7, 0);
2063 static int ci_upload_firmware(struct radeon_device *rdev)
2065 struct ci_power_info *pi = ci_get_pi(rdev);
2068 for (i = 0; i < rdev->usec_timeout; i++) {
2069 if (RREG32_SMC(RCU_UC_EVENTS) & BOOT_SEQ_DONE)
2072 WREG32_SMC(SMC_SYSCON_MISC_CNTL, 1);
2074 ci_stop_smc_clock(rdev);
2077 ret = ci_load_smc_ucode(rdev, pi->sram_end);
2083 static int ci_get_svi2_voltage_table(struct radeon_device *rdev,
2084 struct radeon_clock_voltage_dependency_table *voltage_dependency_table,
2085 struct atom_voltage_table *voltage_table)
2089 if (voltage_dependency_table == NULL)
2092 voltage_table->mask_low = 0;
2093 voltage_table->phase_delay = 0;
2095 voltage_table->count = voltage_dependency_table->count;
2096 for (i = 0; i < voltage_table->count; i++) {
2097 voltage_table->entries[i].value = voltage_dependency_table->entries[i].v;
2098 voltage_table->entries[i].smio_low = 0;
2104 static int ci_construct_voltage_tables(struct radeon_device *rdev)
2106 struct ci_power_info *pi = ci_get_pi(rdev);
2109 if (pi->voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) {
2110 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_VDDC,
2111 VOLTAGE_OBJ_GPIO_LUT,
2112 &pi->vddc_voltage_table);
2115 } else if (pi->voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2) {
2116 ret = ci_get_svi2_voltage_table(rdev,
2117 &rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk,
2118 &pi->vddc_voltage_table);
2123 if (pi->vddc_voltage_table.count > SMU7_MAX_LEVELS_VDDC)
2124 si_trim_voltage_table_to_fit_state_table(rdev, SMU7_MAX_LEVELS_VDDC,
2125 &pi->vddc_voltage_table);
2127 if (pi->vddci_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) {
2128 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_VDDCI,
2129 VOLTAGE_OBJ_GPIO_LUT,
2130 &pi->vddci_voltage_table);
2133 } else if (pi->vddci_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2) {
2134 ret = ci_get_svi2_voltage_table(rdev,
2135 &rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk,
2136 &pi->vddci_voltage_table);
2141 if (pi->vddci_voltage_table.count > SMU7_MAX_LEVELS_VDDCI)
2142 si_trim_voltage_table_to_fit_state_table(rdev, SMU7_MAX_LEVELS_VDDCI,
2143 &pi->vddci_voltage_table);
2145 if (pi->mvdd_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) {
2146 ret = radeon_atom_get_voltage_table(rdev, VOLTAGE_TYPE_MVDDC,
2147 VOLTAGE_OBJ_GPIO_LUT,
2148 &pi->mvdd_voltage_table);
2151 } else if (pi->mvdd_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2) {
2152 ret = ci_get_svi2_voltage_table(rdev,
2153 &rdev->pm.dpm.dyn_state.mvdd_dependency_on_mclk,
2154 &pi->mvdd_voltage_table);
2159 if (pi->mvdd_voltage_table.count > SMU7_MAX_LEVELS_MVDD)
2160 si_trim_voltage_table_to_fit_state_table(rdev, SMU7_MAX_LEVELS_MVDD,
2161 &pi->mvdd_voltage_table);
2166 static void ci_populate_smc_voltage_table(struct radeon_device *rdev,
2167 struct atom_voltage_table_entry *voltage_table,
2168 SMU7_Discrete_VoltageLevel *smc_voltage_table)
2172 ret = ci_get_std_voltage_value_sidd(rdev, voltage_table,
2173 &smc_voltage_table->StdVoltageHiSidd,
2174 &smc_voltage_table->StdVoltageLoSidd);
2177 smc_voltage_table->StdVoltageHiSidd = voltage_table->value * VOLTAGE_SCALE;
2178 smc_voltage_table->StdVoltageLoSidd = voltage_table->value * VOLTAGE_SCALE;
2181 smc_voltage_table->Voltage = cpu_to_be16(voltage_table->value * VOLTAGE_SCALE);
2182 smc_voltage_table->StdVoltageHiSidd =
2183 cpu_to_be16(smc_voltage_table->StdVoltageHiSidd);
2184 smc_voltage_table->StdVoltageLoSidd =
2185 cpu_to_be16(smc_voltage_table->StdVoltageLoSidd);
2188 static int ci_populate_smc_vddc_table(struct radeon_device *rdev,
2189 SMU7_Discrete_DpmTable *table)
2191 struct ci_power_info *pi = ci_get_pi(rdev);
2194 table->VddcLevelCount = pi->vddc_voltage_table.count;
2195 for (count = 0; count < table->VddcLevelCount; count++) {
2196 ci_populate_smc_voltage_table(rdev,
2197 &pi->vddc_voltage_table.entries[count],
2198 &table->VddcLevel[count]);
2200 if (pi->voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO)
2201 table->VddcLevel[count].Smio |=
2202 pi->vddc_voltage_table.entries[count].smio_low;
2204 table->VddcLevel[count].Smio = 0;
2206 table->VddcLevelCount = cpu_to_be32(table->VddcLevelCount);
2211 static int ci_populate_smc_vddci_table(struct radeon_device *rdev,
2212 SMU7_Discrete_DpmTable *table)
2215 struct ci_power_info *pi = ci_get_pi(rdev);
2217 table->VddciLevelCount = pi->vddci_voltage_table.count;
2218 for (count = 0; count < table->VddciLevelCount; count++) {
2219 ci_populate_smc_voltage_table(rdev,
2220 &pi->vddci_voltage_table.entries[count],
2221 &table->VddciLevel[count]);
2223 if (pi->vddci_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO)
2224 table->VddciLevel[count].Smio |=
2225 pi->vddci_voltage_table.entries[count].smio_low;
2227 table->VddciLevel[count].Smio = 0;
2229 table->VddciLevelCount = cpu_to_be32(table->VddciLevelCount);
2234 static int ci_populate_smc_mvdd_table(struct radeon_device *rdev,
2235 SMU7_Discrete_DpmTable *table)
2237 struct ci_power_info *pi = ci_get_pi(rdev);
2240 table->MvddLevelCount = pi->mvdd_voltage_table.count;
2241 for (count = 0; count < table->MvddLevelCount; count++) {
2242 ci_populate_smc_voltage_table(rdev,
2243 &pi->mvdd_voltage_table.entries[count],
2244 &table->MvddLevel[count]);
2246 if (pi->mvdd_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO)
2247 table->MvddLevel[count].Smio |=
2248 pi->mvdd_voltage_table.entries[count].smio_low;
2250 table->MvddLevel[count].Smio = 0;
2252 table->MvddLevelCount = cpu_to_be32(table->MvddLevelCount);
2257 static int ci_populate_smc_voltage_tables(struct radeon_device *rdev,
2258 SMU7_Discrete_DpmTable *table)
2262 ret = ci_populate_smc_vddc_table(rdev, table);
2266 ret = ci_populate_smc_vddci_table(rdev, table);
2270 ret = ci_populate_smc_mvdd_table(rdev, table);
2277 static int ci_populate_mvdd_value(struct radeon_device *rdev, u32 mclk,
2278 SMU7_Discrete_VoltageLevel *voltage)
2280 struct ci_power_info *pi = ci_get_pi(rdev);
2283 if (pi->mvdd_control != CISLANDS_VOLTAGE_CONTROL_NONE) {
2284 for (i = 0; i < rdev->pm.dpm.dyn_state.mvdd_dependency_on_mclk.count; i++) {
2285 if (mclk <= rdev->pm.dpm.dyn_state.mvdd_dependency_on_mclk.entries[i].clk) {
2286 voltage->Voltage = pi->mvdd_voltage_table.entries[i].value;
2291 if (i >= rdev->pm.dpm.dyn_state.mvdd_dependency_on_mclk.count)
2298 static int ci_get_std_voltage_value_sidd(struct radeon_device *rdev,
2299 struct atom_voltage_table_entry *voltage_table,
2300 u16 *std_voltage_hi_sidd, u16 *std_voltage_lo_sidd)
2303 bool voltage_found = false;
2304 *std_voltage_hi_sidd = voltage_table->value * VOLTAGE_SCALE;
2305 *std_voltage_lo_sidd = voltage_table->value * VOLTAGE_SCALE;
2307 if (rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries == NULL)
2310 if (rdev->pm.dpm.dyn_state.cac_leakage_table.entries) {
2311 for (v_index = 0; (u32)v_index < rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) {
2312 if (voltage_table->value ==
2313 rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) {
2314 voltage_found = true;
2315 if ((u32)v_index < rdev->pm.dpm.dyn_state.cac_leakage_table.count)
2318 idx = rdev->pm.dpm.dyn_state.cac_leakage_table.count - 1;
2319 *std_voltage_lo_sidd =
2320 rdev->pm.dpm.dyn_state.cac_leakage_table.entries[idx].vddc * VOLTAGE_SCALE;
2321 *std_voltage_hi_sidd =
2322 rdev->pm.dpm.dyn_state.cac_leakage_table.entries[idx].leakage * VOLTAGE_SCALE;
2327 if (!voltage_found) {
2328 for (v_index = 0; (u32)v_index < rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) {
2329 if (voltage_table->value <=
2330 rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) {
2331 voltage_found = true;
2332 if ((u32)v_index < rdev->pm.dpm.dyn_state.cac_leakage_table.count)
2335 idx = rdev->pm.dpm.dyn_state.cac_leakage_table.count - 1;
2336 *std_voltage_lo_sidd =
2337 rdev->pm.dpm.dyn_state.cac_leakage_table.entries[idx].vddc * VOLTAGE_SCALE;
2338 *std_voltage_hi_sidd =
2339 rdev->pm.dpm.dyn_state.cac_leakage_table.entries[idx].leakage * VOLTAGE_SCALE;
2349 static void ci_populate_phase_value_based_on_sclk(struct radeon_device *rdev,
2350 const struct radeon_phase_shedding_limits_table *limits,
2352 u32 *phase_shedding)
2356 *phase_shedding = 1;
2358 for (i = 0; i < limits->count; i++) {
2359 if (sclk < limits->entries[i].sclk) {
2360 *phase_shedding = i;
2366 static void ci_populate_phase_value_based_on_mclk(struct radeon_device *rdev,
2367 const struct radeon_phase_shedding_limits_table *limits,
2369 u32 *phase_shedding)
2373 *phase_shedding = 1;
2375 for (i = 0; i < limits->count; i++) {
2376 if (mclk < limits->entries[i].mclk) {
2377 *phase_shedding = i;
2383 static int ci_init_arb_table_index(struct radeon_device *rdev)
2385 struct ci_power_info *pi = ci_get_pi(rdev);
2389 ret = ci_read_smc_sram_dword(rdev, pi->arb_table_start,
2390 &tmp, pi->sram_end);
2395 tmp |= MC_CG_ARB_FREQ_F1 << 24;
2397 return ci_write_smc_sram_dword(rdev, pi->arb_table_start,
2401 static int ci_get_dependency_volt_by_clk(struct radeon_device *rdev,
2402 struct radeon_clock_voltage_dependency_table *allowed_clock_voltage_table,
2403 u32 clock, u32 *voltage)
2407 if (allowed_clock_voltage_table->count == 0)
2410 for (i = 0; i < allowed_clock_voltage_table->count; i++) {
2411 if (allowed_clock_voltage_table->entries[i].clk >= clock) {
2412 *voltage = allowed_clock_voltage_table->entries[i].v;
2417 *voltage = allowed_clock_voltage_table->entries[i-1].v;
2422 static u8 ci_get_sleep_divider_id_from_clock(struct radeon_device *rdev,
2423 u32 sclk, u32 min_sclk_in_sr)
2427 u32 min = (min_sclk_in_sr > CISLAND_MINIMUM_ENGINE_CLOCK) ?
2428 min_sclk_in_sr : CISLAND_MINIMUM_ENGINE_CLOCK;
2433 for (i = CISLAND_MAX_DEEPSLEEP_DIVIDER_ID; ; i--) {
2434 tmp = sclk / (1 << i);
2435 if (tmp >= min || i == 0)
2442 static int ci_initial_switch_from_arb_f0_to_f1(struct radeon_device *rdev)
2444 return ni_copy_and_switch_arb_sets(rdev, MC_CG_ARB_FREQ_F0, MC_CG_ARB_FREQ_F1);
2447 static int ci_reset_to_default(struct radeon_device *rdev)
2449 return (ci_send_msg_to_smc(rdev, PPSMC_MSG_ResetToDefaults) == PPSMC_Result_OK) ?
2453 static int ci_force_switch_to_arb_f0(struct radeon_device *rdev)
2457 tmp = (RREG32_SMC(SMC_SCRATCH9) & 0x0000ff00) >> 8;
2459 if (tmp == MC_CG_ARB_FREQ_F0)
2462 return ni_copy_and_switch_arb_sets(rdev, tmp, MC_CG_ARB_FREQ_F0);
2465 static void ci_register_patching_mc_arb(struct radeon_device *rdev,
2466 const u32 engine_clock,
2467 const u32 memory_clock,
2473 tmp = RREG32(MC_SEQ_MISC0);
2474 patch = ((tmp & 0x0000f00) == 0x300) ? true : false;
2477 ((rdev->pdev->device == 0x67B0) ||
2478 (rdev->pdev->device == 0x67B1))) {
2479 if ((memory_clock > 100000) && (memory_clock <= 125000)) {
2480 tmp2 = (((0x31 * engine_clock) / 125000) - 1) & 0xff;
2481 *dram_timimg2 &= ~0x00ff0000;
2482 *dram_timimg2 |= tmp2 << 16;
2483 } else if ((memory_clock > 125000) && (memory_clock <= 137500)) {
2484 tmp2 = (((0x36 * engine_clock) / 137500) - 1) & 0xff;
2485 *dram_timimg2 &= ~0x00ff0000;
2486 *dram_timimg2 |= tmp2 << 16;
2492 static int ci_populate_memory_timing_parameters(struct radeon_device *rdev,
2495 SMU7_Discrete_MCArbDramTimingTableEntry *arb_regs)
2501 radeon_atom_set_engine_dram_timings(rdev, sclk, mclk);
2503 dram_timing = RREG32(MC_ARB_DRAM_TIMING);
2504 dram_timing2 = RREG32(MC_ARB_DRAM_TIMING2);
2505 burst_time = RREG32(MC_ARB_BURST_TIME) & STATE0_MASK;
2507 ci_register_patching_mc_arb(rdev, sclk, mclk, &dram_timing2);
2509 arb_regs->McArbDramTiming = cpu_to_be32(dram_timing);
2510 arb_regs->McArbDramTiming2 = cpu_to_be32(dram_timing2);
2511 arb_regs->McArbBurstTime = (u8)burst_time;
2516 static int ci_do_program_memory_timing_parameters(struct radeon_device *rdev)
2518 struct ci_power_info *pi = ci_get_pi(rdev);
2519 SMU7_Discrete_MCArbDramTimingTable arb_regs;
2523 memset(&arb_regs, 0, sizeof(SMU7_Discrete_MCArbDramTimingTable));
2525 for (i = 0; i < pi->dpm_table.sclk_table.count; i++) {
2526 for (j = 0; j < pi->dpm_table.mclk_table.count; j++) {
2527 ret = ci_populate_memory_timing_parameters(rdev,
2528 pi->dpm_table.sclk_table.dpm_levels[i].value,
2529 pi->dpm_table.mclk_table.dpm_levels[j].value,
2530 &arb_regs.entries[i][j]);
2537 ret = ci_copy_bytes_to_smc(rdev,
2538 pi->arb_table_start,
2540 sizeof(SMU7_Discrete_MCArbDramTimingTable),
2546 static int ci_program_memory_timing_parameters(struct radeon_device *rdev)
2548 struct ci_power_info *pi = ci_get_pi(rdev);
2550 if (pi->need_update_smu7_dpm_table == 0)
2553 return ci_do_program_memory_timing_parameters(rdev);
2556 static void ci_populate_smc_initial_state(struct radeon_device *rdev,
2557 struct radeon_ps *radeon_boot_state)
2559 struct ci_ps *boot_state = ci_get_ps(radeon_boot_state);
2560 struct ci_power_info *pi = ci_get_pi(rdev);
2563 for (level = 0; level < rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count; level++) {
2564 if (rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[level].clk >=
2565 boot_state->performance_levels[0].sclk) {
2566 pi->smc_state_table.GraphicsBootLevel = level;
2571 for (level = 0; level < rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk.count; level++) {
2572 if (rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk.entries[level].clk >=
2573 boot_state->performance_levels[0].mclk) {
2574 pi->smc_state_table.MemoryBootLevel = level;
2580 static u32 ci_get_dpm_level_enable_mask_value(struct ci_single_dpm_table *dpm_table)
2585 for (i = dpm_table->count; i > 0; i--) {
2586 mask_value = mask_value << 1;
2587 if (dpm_table->dpm_levels[i-1].enabled)
2590 mask_value &= 0xFFFFFFFE;
2596 static void ci_populate_smc_link_level(struct radeon_device *rdev,
2597 SMU7_Discrete_DpmTable *table)
2599 struct ci_power_info *pi = ci_get_pi(rdev);
2600 struct ci_dpm_table *dpm_table = &pi->dpm_table;
2603 for (i = 0; i < dpm_table->pcie_speed_table.count; i++) {
2604 table->LinkLevel[i].PcieGenSpeed =
2605 (u8)dpm_table->pcie_speed_table.dpm_levels[i].value;
2606 table->LinkLevel[i].PcieLaneCount =
2607 r600_encode_pci_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1);
2608 table->LinkLevel[i].EnabledForActivity = 1;
2609 table->LinkLevel[i].DownT = cpu_to_be32(5);
2610 table->LinkLevel[i].UpT = cpu_to_be32(30);
2613 pi->smc_state_table.LinkLevelCount = (u8)dpm_table->pcie_speed_table.count;
2614 pi->dpm_level_enable_mask.pcie_dpm_enable_mask =
2615 ci_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table);
2618 static int ci_populate_smc_uvd_level(struct radeon_device *rdev,
2619 SMU7_Discrete_DpmTable *table)
2622 struct atom_clock_dividers dividers;
2625 table->UvdLevelCount =
2626 rdev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count;
2628 for (count = 0; count < table->UvdLevelCount; count++) {
2629 table->UvdLevel[count].VclkFrequency =
2630 rdev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[count].vclk;
2631 table->UvdLevel[count].DclkFrequency =
2632 rdev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[count].dclk;
2633 table->UvdLevel[count].MinVddc =
2634 rdev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[count].v * VOLTAGE_SCALE;
2635 table->UvdLevel[count].MinVddcPhases = 1;
2637 ret = radeon_atom_get_clock_dividers(rdev,
2638 COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
2639 table->UvdLevel[count].VclkFrequency, false, ÷rs);
2643 table->UvdLevel[count].VclkDivider = (u8)dividers.post_divider;
2645 ret = radeon_atom_get_clock_dividers(rdev,
2646 COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
2647 table->UvdLevel[count].DclkFrequency, false, ÷rs);
2651 table->UvdLevel[count].DclkDivider = (u8)dividers.post_divider;
2653 table->UvdLevel[count].VclkFrequency = cpu_to_be32(table->UvdLevel[count].VclkFrequency);
2654 table->UvdLevel[count].DclkFrequency = cpu_to_be32(table->UvdLevel[count].DclkFrequency);
2655 table->UvdLevel[count].MinVddc = cpu_to_be16(table->UvdLevel[count].MinVddc);
2661 static int ci_populate_smc_vce_level(struct radeon_device *rdev,
2662 SMU7_Discrete_DpmTable *table)
2665 struct atom_clock_dividers dividers;
2668 table->VceLevelCount =
2669 rdev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.count;
2671 for (count = 0; count < table->VceLevelCount; count++) {
2672 table->VceLevel[count].Frequency =
2673 rdev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[count].evclk;
2674 table->VceLevel[count].MinVoltage =
2675 (u16)rdev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[count].v * VOLTAGE_SCALE;
2676 table->VceLevel[count].MinPhases = 1;
2678 ret = radeon_atom_get_clock_dividers(rdev,
2679 COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
2680 table->VceLevel[count].Frequency, false, ÷rs);
2684 table->VceLevel[count].Divider = (u8)dividers.post_divider;
2686 table->VceLevel[count].Frequency = cpu_to_be32(table->VceLevel[count].Frequency);
2687 table->VceLevel[count].MinVoltage = cpu_to_be16(table->VceLevel[count].MinVoltage);
2694 static int ci_populate_smc_acp_level(struct radeon_device *rdev,
2695 SMU7_Discrete_DpmTable *table)
2698 struct atom_clock_dividers dividers;
2701 table->AcpLevelCount = (u8)
2702 (rdev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table.count);
2704 for (count = 0; count < table->AcpLevelCount; count++) {
2705 table->AcpLevel[count].Frequency =
2706 rdev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries[count].clk;
2707 table->AcpLevel[count].MinVoltage =
2708 rdev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries[count].v;
2709 table->AcpLevel[count].MinPhases = 1;
2711 ret = radeon_atom_get_clock_dividers(rdev,
2712 COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
2713 table->AcpLevel[count].Frequency, false, ÷rs);
2717 table->AcpLevel[count].Divider = (u8)dividers.post_divider;
2719 table->AcpLevel[count].Frequency = cpu_to_be32(table->AcpLevel[count].Frequency);
2720 table->AcpLevel[count].MinVoltage = cpu_to_be16(table->AcpLevel[count].MinVoltage);
2726 static int ci_populate_smc_samu_level(struct radeon_device *rdev,
2727 SMU7_Discrete_DpmTable *table)
2730 struct atom_clock_dividers dividers;
2733 table->SamuLevelCount =
2734 rdev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table.count;
2736 for (count = 0; count < table->SamuLevelCount; count++) {
2737 table->SamuLevel[count].Frequency =
2738 rdev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries[count].clk;
2739 table->SamuLevel[count].MinVoltage =
2740 rdev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries[count].v * VOLTAGE_SCALE;
2741 table->SamuLevel[count].MinPhases = 1;
2743 ret = radeon_atom_get_clock_dividers(rdev,
2744 COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK,
2745 table->SamuLevel[count].Frequency, false, ÷rs);
2749 table->SamuLevel[count].Divider = (u8)dividers.post_divider;
2751 table->SamuLevel[count].Frequency = cpu_to_be32(table->SamuLevel[count].Frequency);
2752 table->SamuLevel[count].MinVoltage = cpu_to_be16(table->SamuLevel[count].MinVoltage);
2758 static int ci_calculate_mclk_params(struct radeon_device *rdev,
2760 SMU7_Discrete_MemoryLevel *mclk,
2764 struct ci_power_info *pi = ci_get_pi(rdev);
2765 u32 dll_cntl = pi->clock_registers.dll_cntl;
2766 u32 mclk_pwrmgt_cntl = pi->clock_registers.mclk_pwrmgt_cntl;
2767 u32 mpll_ad_func_cntl = pi->clock_registers.mpll_ad_func_cntl;
2768 u32 mpll_dq_func_cntl = pi->clock_registers.mpll_dq_func_cntl;
2769 u32 mpll_func_cntl = pi->clock_registers.mpll_func_cntl;
2770 u32 mpll_func_cntl_1 = pi->clock_registers.mpll_func_cntl_1;
2771 u32 mpll_func_cntl_2 = pi->clock_registers.mpll_func_cntl_2;
2772 u32 mpll_ss1 = pi->clock_registers.mpll_ss1;
2773 u32 mpll_ss2 = pi->clock_registers.mpll_ss2;
2774 struct atom_mpll_param mpll_param;
2777 ret = radeon_atom_get_memory_pll_dividers(rdev, memory_clock, strobe_mode, &mpll_param);
2781 mpll_func_cntl &= ~BWCTRL_MASK;
2782 mpll_func_cntl |= BWCTRL(mpll_param.bwcntl);
2784 mpll_func_cntl_1 &= ~(CLKF_MASK | CLKFRAC_MASK | VCO_MODE_MASK);
2785 mpll_func_cntl_1 |= CLKF(mpll_param.clkf) |
2786 CLKFRAC(mpll_param.clkfrac) | VCO_MODE(mpll_param.vco_mode);
2788 mpll_ad_func_cntl &= ~YCLK_POST_DIV_MASK;
2789 mpll_ad_func_cntl |= YCLK_POST_DIV(mpll_param.post_div);
2791 if (pi->mem_gddr5) {
2792 mpll_dq_func_cntl &= ~(YCLK_SEL_MASK | YCLK_POST_DIV_MASK);
2793 mpll_dq_func_cntl |= YCLK_SEL(mpll_param.yclk_sel) |
2794 YCLK_POST_DIV(mpll_param.post_div);
2797 if (pi->caps_mclk_ss_support) {
2798 struct radeon_atom_ss ss;
2801 u32 reference_clock = rdev->clock.mpll.reference_freq;
2803 if (mpll_param.qdr == 1)
2804 freq_nom = memory_clock * 4 * (1 << mpll_param.post_div);
2806 freq_nom = memory_clock * 2 * (1 << mpll_param.post_div);
2808 tmp = (freq_nom / reference_clock);
2810 if (radeon_atombios_get_asic_ss_info(rdev, &ss,
2811 ASIC_INTERNAL_MEMORY_SS, freq_nom)) {
2812 u32 clks = reference_clock * 5 / ss.rate;
2813 u32 clkv = (u32)((((131 * ss.percentage * ss.rate) / 100) * tmp) / freq_nom);
2815 mpll_ss1 &= ~CLKV_MASK;
2816 mpll_ss1 |= CLKV(clkv);
2818 mpll_ss2 &= ~CLKS_MASK;
2819 mpll_ss2 |= CLKS(clks);
2823 mclk_pwrmgt_cntl &= ~DLL_SPEED_MASK;
2824 mclk_pwrmgt_cntl |= DLL_SPEED(mpll_param.dll_speed);
2827 mclk_pwrmgt_cntl |= MRDCK0_PDNB | MRDCK1_PDNB;
2829 mclk_pwrmgt_cntl &= ~(MRDCK0_PDNB | MRDCK1_PDNB);
2831 mclk->MclkFrequency = memory_clock;
2832 mclk->MpllFuncCntl = mpll_func_cntl;
2833 mclk->MpllFuncCntl_1 = mpll_func_cntl_1;
2834 mclk->MpllFuncCntl_2 = mpll_func_cntl_2;
2835 mclk->MpllAdFuncCntl = mpll_ad_func_cntl;
2836 mclk->MpllDqFuncCntl = mpll_dq_func_cntl;
2837 mclk->MclkPwrmgtCntl = mclk_pwrmgt_cntl;
2838 mclk->DllCntl = dll_cntl;
2839 mclk->MpllSs1 = mpll_ss1;
2840 mclk->MpllSs2 = mpll_ss2;
2845 static int ci_populate_single_memory_level(struct radeon_device *rdev,
2847 SMU7_Discrete_MemoryLevel *memory_level)
2849 struct ci_power_info *pi = ci_get_pi(rdev);
2853 if (rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk.entries) {
2854 ret = ci_get_dependency_volt_by_clk(rdev,
2855 &rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk,
2856 memory_clock, &memory_level->MinVddc);
2861 if (rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk.entries) {
2862 ret = ci_get_dependency_volt_by_clk(rdev,
2863 &rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk,
2864 memory_clock, &memory_level->MinVddci);
2869 if (rdev->pm.dpm.dyn_state.mvdd_dependency_on_mclk.entries) {
2870 ret = ci_get_dependency_volt_by_clk(rdev,
2871 &rdev->pm.dpm.dyn_state.mvdd_dependency_on_mclk,
2872 memory_clock, &memory_level->MinMvdd);
2877 memory_level->MinVddcPhases = 1;
2879 if (pi->vddc_phase_shed_control)
2880 ci_populate_phase_value_based_on_mclk(rdev,
2881 &rdev->pm.dpm.dyn_state.phase_shedding_limits_table,
2883 &memory_level->MinVddcPhases);
2885 memory_level->EnabledForThrottle = 1;
2886 memory_level->UpH = 0;
2887 memory_level->DownH = 100;
2888 memory_level->VoltageDownH = 0;
2889 memory_level->ActivityLevel = (u16)pi->mclk_activity_target;
2891 memory_level->StutterEnable = false;
2892 memory_level->StrobeEnable = false;
2893 memory_level->EdcReadEnable = false;
2894 memory_level->EdcWriteEnable = false;
2895 memory_level->RttEnable = false;
2897 memory_level->DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;
2899 if (pi->mclk_stutter_mode_threshold &&
2900 (memory_clock <= pi->mclk_stutter_mode_threshold) &&
2901 (pi->uvd_enabled == false) &&
2902 (RREG32(DPG_PIPE_STUTTER_CONTROL) & STUTTER_ENABLE) &&
2903 (rdev->pm.dpm.new_active_crtc_count <= 2))
2904 memory_level->StutterEnable = true;
2906 if (pi->mclk_strobe_mode_threshold &&
2907 (memory_clock <= pi->mclk_strobe_mode_threshold))
2908 memory_level->StrobeEnable = 1;
2910 if (pi->mem_gddr5) {
2911 memory_level->StrobeRatio =
2912 si_get_mclk_frequency_ratio(memory_clock, memory_level->StrobeEnable);
2913 if (pi->mclk_edc_enable_threshold &&
2914 (memory_clock > pi->mclk_edc_enable_threshold))
2915 memory_level->EdcReadEnable = true;
2917 if (pi->mclk_edc_wr_enable_threshold &&
2918 (memory_clock > pi->mclk_edc_wr_enable_threshold))
2919 memory_level->EdcWriteEnable = true;
2921 if (memory_level->StrobeEnable) {
2922 if (si_get_mclk_frequency_ratio(memory_clock, true) >=
2923 ((RREG32(MC_SEQ_MISC7) >> 16) & 0xf))
2924 dll_state_on = ((RREG32(MC_SEQ_MISC5) >> 1) & 0x1) ? true : false;
2926 dll_state_on = ((RREG32(MC_SEQ_MISC6) >> 1) & 0x1) ? true : false;
2928 dll_state_on = pi->dll_default_on;
2931 memory_level->StrobeRatio = si_get_ddr3_mclk_frequency_ratio(memory_clock);
2932 dll_state_on = ((RREG32(MC_SEQ_MISC5) >> 1) & 0x1) ? true : false;
2935 ret = ci_calculate_mclk_params(rdev, memory_clock, memory_level, memory_level->StrobeEnable, dll_state_on);
2939 memory_level->MinVddc = cpu_to_be32(memory_level->MinVddc * VOLTAGE_SCALE);
2940 memory_level->MinVddcPhases = cpu_to_be32(memory_level->MinVddcPhases);
2941 memory_level->MinVddci = cpu_to_be32(memory_level->MinVddci * VOLTAGE_SCALE);
2942 memory_level->MinMvdd = cpu_to_be32(memory_level->MinMvdd * VOLTAGE_SCALE);
2944 memory_level->MclkFrequency = cpu_to_be32(memory_level->MclkFrequency);
2945 memory_level->ActivityLevel = cpu_to_be16(memory_level->ActivityLevel);
2946 memory_level->MpllFuncCntl = cpu_to_be32(memory_level->MpllFuncCntl);
2947 memory_level->MpllFuncCntl_1 = cpu_to_be32(memory_level->MpllFuncCntl_1);
2948 memory_level->MpllFuncCntl_2 = cpu_to_be32(memory_level->MpllFuncCntl_2);
2949 memory_level->MpllAdFuncCntl = cpu_to_be32(memory_level->MpllAdFuncCntl);
2950 memory_level->MpllDqFuncCntl = cpu_to_be32(memory_level->MpllDqFuncCntl);
2951 memory_level->MclkPwrmgtCntl = cpu_to_be32(memory_level->MclkPwrmgtCntl);
2952 memory_level->DllCntl = cpu_to_be32(memory_level->DllCntl);
2953 memory_level->MpllSs1 = cpu_to_be32(memory_level->MpllSs1);
2954 memory_level->MpllSs2 = cpu_to_be32(memory_level->MpllSs2);
2959 static int ci_populate_smc_acpi_level(struct radeon_device *rdev,
2960 SMU7_Discrete_DpmTable *table)
2962 struct ci_power_info *pi = ci_get_pi(rdev);
2963 struct atom_clock_dividers dividers;
2964 SMU7_Discrete_VoltageLevel voltage_level;
2965 u32 spll_func_cntl = pi->clock_registers.cg_spll_func_cntl;
2966 u32 spll_func_cntl_2 = pi->clock_registers.cg_spll_func_cntl_2;
2967 u32 dll_cntl = pi->clock_registers.dll_cntl;
2968 u32 mclk_pwrmgt_cntl = pi->clock_registers.mclk_pwrmgt_cntl;
2971 table->ACPILevel.Flags &= ~PPSMC_SWSTATE_FLAG_DC;
2974 table->ACPILevel.MinVddc = cpu_to_be32(pi->acpi_vddc * VOLTAGE_SCALE);
2976 table->ACPILevel.MinVddc = cpu_to_be32(pi->min_vddc_in_pp_table * VOLTAGE_SCALE);
2978 table->ACPILevel.MinVddcPhases = pi->vddc_phase_shed_control ? 0 : 1;
2980 table->ACPILevel.SclkFrequency = rdev->clock.spll.reference_freq;
2982 ret = radeon_atom_get_clock_dividers(rdev,
2983 COMPUTE_GPUCLK_INPUT_FLAG_SCLK,
2984 table->ACPILevel.SclkFrequency, false, ÷rs);
2988 table->ACPILevel.SclkDid = (u8)dividers.post_divider;
2989 table->ACPILevel.DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;
2990 table->ACPILevel.DeepSleepDivId = 0;
2992 spll_func_cntl &= ~SPLL_PWRON;
2993 spll_func_cntl |= SPLL_RESET;
2995 spll_func_cntl_2 &= ~SCLK_MUX_SEL_MASK;
2996 spll_func_cntl_2 |= SCLK_MUX_SEL(4);
2998 table->ACPILevel.CgSpllFuncCntl = spll_func_cntl;
2999 table->ACPILevel.CgSpllFuncCntl2 = spll_func_cntl_2;
3000 table->ACPILevel.CgSpllFuncCntl3 = pi->clock_registers.cg_spll_func_cntl_3;
3001 table->ACPILevel.CgSpllFuncCntl4 = pi->clock_registers.cg_spll_func_cntl_4;
3002 table->ACPILevel.SpllSpreadSpectrum = pi->clock_registers.cg_spll_spread_spectrum;
3003 table->ACPILevel.SpllSpreadSpectrum2 = pi->clock_registers.cg_spll_spread_spectrum_2;
3004 table->ACPILevel.CcPwrDynRm = 0;
3005 table->ACPILevel.CcPwrDynRm1 = 0;
3007 table->ACPILevel.Flags = cpu_to_be32(table->ACPILevel.Flags);
3008 table->ACPILevel.MinVddcPhases = cpu_to_be32(table->ACPILevel.MinVddcPhases);
3009 table->ACPILevel.SclkFrequency = cpu_to_be32(table->ACPILevel.SclkFrequency);
3010 table->ACPILevel.CgSpllFuncCntl = cpu_to_be32(table->ACPILevel.CgSpllFuncCntl);
3011 table->ACPILevel.CgSpllFuncCntl2 = cpu_to_be32(table->ACPILevel.CgSpllFuncCntl2);
3012 table->ACPILevel.CgSpllFuncCntl3 = cpu_to_be32(table->ACPILevel.CgSpllFuncCntl3);
3013 table->ACPILevel.CgSpllFuncCntl4 = cpu_to_be32(table->ACPILevel.CgSpllFuncCntl4);
3014 table->ACPILevel.SpllSpreadSpectrum = cpu_to_be32(table->ACPILevel.SpllSpreadSpectrum);
3015 table->ACPILevel.SpllSpreadSpectrum2 = cpu_to_be32(table->ACPILevel.SpllSpreadSpectrum2);
3016 table->ACPILevel.CcPwrDynRm = cpu_to_be32(table->ACPILevel.CcPwrDynRm);
3017 table->ACPILevel.CcPwrDynRm1 = cpu_to_be32(table->ACPILevel.CcPwrDynRm1);
3019 table->MemoryACPILevel.MinVddc = table->ACPILevel.MinVddc;
3020 table->MemoryACPILevel.MinVddcPhases = table->ACPILevel.MinVddcPhases;
3022 if (pi->vddci_control != CISLANDS_VOLTAGE_CONTROL_NONE) {
3024 table->MemoryACPILevel.MinVddci =
3025 cpu_to_be32(pi->acpi_vddci * VOLTAGE_SCALE);
3027 table->MemoryACPILevel.MinVddci =
3028 cpu_to_be32(pi->min_vddci_in_pp_table * VOLTAGE_SCALE);
3031 if (ci_populate_mvdd_value(rdev, 0, &voltage_level))
3032 table->MemoryACPILevel.MinMvdd = 0;
3034 table->MemoryACPILevel.MinMvdd =
3035 cpu_to_be32(voltage_level.Voltage * VOLTAGE_SCALE);
3037 mclk_pwrmgt_cntl |= MRDCK0_RESET | MRDCK1_RESET;
3038 mclk_pwrmgt_cntl &= ~(MRDCK0_PDNB | MRDCK1_PDNB);
3040 dll_cntl &= ~(MRDCK0_BYPASS | MRDCK1_BYPASS);
3042 table->MemoryACPILevel.DllCntl = cpu_to_be32(dll_cntl);
3043 table->MemoryACPILevel.MclkPwrmgtCntl = cpu_to_be32(mclk_pwrmgt_cntl);
3044 table->MemoryACPILevel.MpllAdFuncCntl =
3045 cpu_to_be32(pi->clock_registers.mpll_ad_func_cntl);
3046 table->MemoryACPILevel.MpllDqFuncCntl =
3047 cpu_to_be32(pi->clock_registers.mpll_dq_func_cntl);
3048 table->MemoryACPILevel.MpllFuncCntl =
3049 cpu_to_be32(pi->clock_registers.mpll_func_cntl);
3050 table->MemoryACPILevel.MpllFuncCntl_1 =
3051 cpu_to_be32(pi->clock_registers.mpll_func_cntl_1);
3052 table->MemoryACPILevel.MpllFuncCntl_2 =
3053 cpu_to_be32(pi->clock_registers.mpll_func_cntl_2);
3054 table->MemoryACPILevel.MpllSs1 = cpu_to_be32(pi->clock_registers.mpll_ss1);
3055 table->MemoryACPILevel.MpllSs2 = cpu_to_be32(pi->clock_registers.mpll_ss2);
3057 table->MemoryACPILevel.EnabledForThrottle = 0;
3058 table->MemoryACPILevel.EnabledForActivity = 0;
3059 table->MemoryACPILevel.UpH = 0;
3060 table->MemoryACPILevel.DownH = 100;
3061 table->MemoryACPILevel.VoltageDownH = 0;
3062 table->MemoryACPILevel.ActivityLevel =
3063 cpu_to_be16((u16)pi->mclk_activity_target);
3065 table->MemoryACPILevel.StutterEnable = false;
3066 table->MemoryACPILevel.StrobeEnable = false;
3067 table->MemoryACPILevel.EdcReadEnable = false;
3068 table->MemoryACPILevel.EdcWriteEnable = false;
3069 table->MemoryACPILevel.RttEnable = false;
3075 static int ci_enable_ulv(struct radeon_device *rdev, bool enable)
3077 struct ci_power_info *pi = ci_get_pi(rdev);
3078 struct ci_ulv_parm *ulv = &pi->ulv;
3080 if (ulv->supported) {
3082 return (ci_send_msg_to_smc(rdev, PPSMC_MSG_EnableULV) == PPSMC_Result_OK) ?
3085 return (ci_send_msg_to_smc(rdev, PPSMC_MSG_DisableULV) == PPSMC_Result_OK) ?
3092 static int ci_populate_ulv_level(struct radeon_device *rdev,
3093 SMU7_Discrete_Ulv *state)
3095 struct ci_power_info *pi = ci_get_pi(rdev);
3096 u16 ulv_voltage = rdev->pm.dpm.backbias_response_time;
3098 state->CcPwrDynRm = 0;
3099 state->CcPwrDynRm1 = 0;
3101 if (ulv_voltage == 0) {
3102 pi->ulv.supported = false;
3106 if (pi->voltage_control != CISLANDS_VOLTAGE_CONTROL_BY_SVID2) {
3107 if (ulv_voltage > rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v)
3108 state->VddcOffset = 0;
3111 rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v - ulv_voltage;
3113 if (ulv_voltage > rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v)
3114 state->VddcOffsetVid = 0;
3116 state->VddcOffsetVid = (u8)
3117 ((rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v - ulv_voltage) *
3118 VOLTAGE_VID_OFFSET_SCALE2 / VOLTAGE_VID_OFFSET_SCALE1);
3120 state->VddcPhase = pi->vddc_phase_shed_control ? 0 : 1;
3122 state->CcPwrDynRm = cpu_to_be32(state->CcPwrDynRm);
3123 state->CcPwrDynRm1 = cpu_to_be32(state->CcPwrDynRm1);
3124 state->VddcOffset = cpu_to_be16(state->VddcOffset);
3129 static int ci_calculate_sclk_params(struct radeon_device *rdev,
3131 SMU7_Discrete_GraphicsLevel *sclk)
3133 struct ci_power_info *pi = ci_get_pi(rdev);
3134 struct atom_clock_dividers dividers;
3135 u32 spll_func_cntl_3 = pi->clock_registers.cg_spll_func_cntl_3;
3136 u32 spll_func_cntl_4 = pi->clock_registers.cg_spll_func_cntl_4;
3137 u32 cg_spll_spread_spectrum = pi->clock_registers.cg_spll_spread_spectrum;
3138 u32 cg_spll_spread_spectrum_2 = pi->clock_registers.cg_spll_spread_spectrum_2;
3139 u32 reference_clock = rdev->clock.spll.reference_freq;
3140 u32 reference_divider;
3144 ret = radeon_atom_get_clock_dividers(rdev,
3145 COMPUTE_GPUCLK_INPUT_FLAG_SCLK,
3146 engine_clock, false, ÷rs);
3150 reference_divider = 1 + dividers.ref_div;
3151 fbdiv = dividers.fb_div & 0x3FFFFFF;
3153 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK;
3154 spll_func_cntl_3 |= SPLL_FB_DIV(fbdiv);
3155 spll_func_cntl_3 |= SPLL_DITHEN;
3157 if (pi->caps_sclk_ss_support) {
3158 struct radeon_atom_ss ss;
3159 u32 vco_freq = engine_clock * dividers.post_div;
3161 if (radeon_atombios_get_asic_ss_info(rdev, &ss,
3162 ASIC_INTERNAL_ENGINE_SS, vco_freq)) {
3163 u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);
3164 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000);
3166 cg_spll_spread_spectrum &= ~CLK_S_MASK;
3167 cg_spll_spread_spectrum |= CLK_S(clk_s);
3168 cg_spll_spread_spectrum |= SSEN;
3170 cg_spll_spread_spectrum_2 &= ~CLK_V_MASK;
3171 cg_spll_spread_spectrum_2 |= CLK_V(clk_v);
3175 sclk->SclkFrequency = engine_clock;
3176 sclk->CgSpllFuncCntl3 = spll_func_cntl_3;
3177 sclk->CgSpllFuncCntl4 = spll_func_cntl_4;
3178 sclk->SpllSpreadSpectrum = cg_spll_spread_spectrum;
3179 sclk->SpllSpreadSpectrum2 = cg_spll_spread_spectrum_2;
3180 sclk->SclkDid = (u8)dividers.post_divider;
3185 static int ci_populate_single_graphic_level(struct radeon_device *rdev,
3187 u16 sclk_activity_level_t,
3188 SMU7_Discrete_GraphicsLevel *graphic_level)
3190 struct ci_power_info *pi = ci_get_pi(rdev);
3193 ret = ci_calculate_sclk_params(rdev, engine_clock, graphic_level);
3197 ret = ci_get_dependency_volt_by_clk(rdev,
3198 &rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk,
3199 engine_clock, &graphic_level->MinVddc);
3203 graphic_level->SclkFrequency = engine_clock;
3205 graphic_level->Flags = 0;
3206 graphic_level->MinVddcPhases = 1;
3208 if (pi->vddc_phase_shed_control)
3209 ci_populate_phase_value_based_on_sclk(rdev,
3210 &rdev->pm.dpm.dyn_state.phase_shedding_limits_table,
3212 &graphic_level->MinVddcPhases);
3214 graphic_level->ActivityLevel = sclk_activity_level_t;
3216 graphic_level->CcPwrDynRm = 0;
3217 graphic_level->CcPwrDynRm1 = 0;
3218 graphic_level->EnabledForThrottle = 1;
3219 graphic_level->UpH = 0;
3220 graphic_level->DownH = 0;
3221 graphic_level->VoltageDownH = 0;
3222 graphic_level->PowerThrottle = 0;
3224 if (pi->caps_sclk_ds)
3225 graphic_level->DeepSleepDivId = ci_get_sleep_divider_id_from_clock(rdev,
3227 CISLAND_MINIMUM_ENGINE_CLOCK);
3229 graphic_level->DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW;
3231 graphic_level->Flags = cpu_to_be32(graphic_level->Flags);
3232 graphic_level->MinVddc = cpu_to_be32(graphic_level->MinVddc * VOLTAGE_SCALE);
3233 graphic_level->MinVddcPhases = cpu_to_be32(graphic_level->MinVddcPhases);
3234 graphic_level->SclkFrequency = cpu_to_be32(graphic_level->SclkFrequency);
3235 graphic_level->ActivityLevel = cpu_to_be16(graphic_level->ActivityLevel);
3236 graphic_level->CgSpllFuncCntl3 = cpu_to_be32(graphic_level->CgSpllFuncCntl3);
3237 graphic_level->CgSpllFuncCntl4 = cpu_to_be32(graphic_level->CgSpllFuncCntl4);
3238 graphic_level->SpllSpreadSpectrum = cpu_to_be32(graphic_level->SpllSpreadSpectrum);
3239 graphic_level->SpllSpreadSpectrum2 = cpu_to_be32(graphic_level->SpllSpreadSpectrum2);
3240 graphic_level->CcPwrDynRm = cpu_to_be32(graphic_level->CcPwrDynRm);
3241 graphic_level->CcPwrDynRm1 = cpu_to_be32(graphic_level->CcPwrDynRm1);
3246 static int ci_populate_all_graphic_levels(struct radeon_device *rdev)
3248 struct ci_power_info *pi = ci_get_pi(rdev);
3249 struct ci_dpm_table *dpm_table = &pi->dpm_table;
3250 u32 level_array_address = pi->dpm_table_start +
3251 offsetof(SMU7_Discrete_DpmTable, GraphicsLevel);
3252 u32 level_array_size = sizeof(SMU7_Discrete_GraphicsLevel) *
3253 SMU7_MAX_LEVELS_GRAPHICS;
3254 SMU7_Discrete_GraphicsLevel *levels = pi->smc_state_table.GraphicsLevel;
3257 memset(levels, 0, level_array_size);
3259 for (i = 0; i < dpm_table->sclk_table.count; i++) {
3260 ret = ci_populate_single_graphic_level(rdev,
3261 dpm_table->sclk_table.dpm_levels[i].value,
3262 (u16)pi->activity_target[i],
3263 &pi->smc_state_table.GraphicsLevel[i]);
3267 pi->smc_state_table.GraphicsLevel[i].DeepSleepDivId = 0;
3268 if (i == (dpm_table->sclk_table.count - 1))
3269 pi->smc_state_table.GraphicsLevel[i].DisplayWatermark =
3270 PPSMC_DISPLAY_WATERMARK_HIGH;
3272 pi->smc_state_table.GraphicsLevel[0].EnabledForActivity = 1;
3274 pi->smc_state_table.GraphicsDpmLevelCount = (u8)dpm_table->sclk_table.count;
3275 pi->dpm_level_enable_mask.sclk_dpm_enable_mask =
3276 ci_get_dpm_level_enable_mask_value(&dpm_table->sclk_table);
3278 ret = ci_copy_bytes_to_smc(rdev, level_array_address,
3279 (u8 *)levels, level_array_size,
3287 static int ci_populate_ulv_state(struct radeon_device *rdev,
3288 SMU7_Discrete_Ulv *ulv_level)
3290 return ci_populate_ulv_level(rdev, ulv_level);
3293 static int ci_populate_all_memory_levels(struct radeon_device *rdev)
3295 struct ci_power_info *pi = ci_get_pi(rdev);
3296 struct ci_dpm_table *dpm_table = &pi->dpm_table;
3297 u32 level_array_address = pi->dpm_table_start +
3298 offsetof(SMU7_Discrete_DpmTable, MemoryLevel);
3299 u32 level_array_size = sizeof(SMU7_Discrete_MemoryLevel) *
3300 SMU7_MAX_LEVELS_MEMORY;
3301 SMU7_Discrete_MemoryLevel *levels = pi->smc_state_table.MemoryLevel;
3304 memset(levels, 0, level_array_size);
3306 for (i = 0; i < dpm_table->mclk_table.count; i++) {
3307 if (dpm_table->mclk_table.dpm_levels[i].value == 0)
3309 ret = ci_populate_single_memory_level(rdev,
3310 dpm_table->mclk_table.dpm_levels[i].value,
3311 &pi->smc_state_table.MemoryLevel[i]);
3316 pi->smc_state_table.MemoryLevel[0].EnabledForActivity = 1;
3318 if ((dpm_table->mclk_table.count >= 2) &&
3319 ((rdev->pdev->device == 0x67B0) || (rdev->pdev->device == 0x67B1))) {
3320 pi->smc_state_table.MemoryLevel[1].MinVddc =
3321 pi->smc_state_table.MemoryLevel[0].MinVddc;
3322 pi->smc_state_table.MemoryLevel[1].MinVddcPhases =
3323 pi->smc_state_table.MemoryLevel[0].MinVddcPhases;
3326 pi->smc_state_table.MemoryLevel[0].ActivityLevel = cpu_to_be16(0x1F);
3328 pi->smc_state_table.MemoryDpmLevelCount = (u8)dpm_table->mclk_table.count;
3329 pi->dpm_level_enable_mask.mclk_dpm_enable_mask =
3330 ci_get_dpm_level_enable_mask_value(&dpm_table->mclk_table);
3332 pi->smc_state_table.MemoryLevel[dpm_table->mclk_table.count - 1].DisplayWatermark =
3333 PPSMC_DISPLAY_WATERMARK_HIGH;
3335 ret = ci_copy_bytes_to_smc(rdev, level_array_address,
3336 (u8 *)levels, level_array_size,
3344 static void ci_reset_single_dpm_table(struct radeon_device *rdev,
3345 struct ci_single_dpm_table* dpm_table,
3350 dpm_table->count = count;
3351 for (i = 0; i < MAX_REGULAR_DPM_NUMBER; i++)
3352 dpm_table->dpm_levels[i].enabled = false;
3355 static void ci_setup_pcie_table_entry(struct ci_single_dpm_table* dpm_table,
3356 u32 index, u32 pcie_gen, u32 pcie_lanes)
3358 dpm_table->dpm_levels[index].value = pcie_gen;
3359 dpm_table->dpm_levels[index].param1 = pcie_lanes;
3360 dpm_table->dpm_levels[index].enabled = true;
3363 static int ci_setup_default_pcie_tables(struct radeon_device *rdev)
3365 struct ci_power_info *pi = ci_get_pi(rdev);
3367 if (!pi->use_pcie_performance_levels && !pi->use_pcie_powersaving_levels)
3370 if (pi->use_pcie_performance_levels && !pi->use_pcie_powersaving_levels) {
3371 pi->pcie_gen_powersaving = pi->pcie_gen_performance;
3372 pi->pcie_lane_powersaving = pi->pcie_lane_performance;
3373 } else if (!pi->use_pcie_performance_levels && pi->use_pcie_powersaving_levels) {
3374 pi->pcie_gen_performance = pi->pcie_gen_powersaving;
3375 pi->pcie_lane_performance = pi->pcie_lane_powersaving;
3378 ci_reset_single_dpm_table(rdev,
3379 &pi->dpm_table.pcie_speed_table,
3380 SMU7_MAX_LEVELS_LINK);
3382 if (rdev->family == CHIP_BONAIRE)
3383 ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 0,
3384 pi->pcie_gen_powersaving.min,
3385 pi->pcie_lane_powersaving.max);
3387 ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 0,
3388 pi->pcie_gen_powersaving.min,
3389 pi->pcie_lane_powersaving.min);
3390 ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 1,
3391 pi->pcie_gen_performance.min,
3392 pi->pcie_lane_performance.min);
3393 ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 2,
3394 pi->pcie_gen_powersaving.min,
3395 pi->pcie_lane_powersaving.max);
3396 ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 3,
3397 pi->pcie_gen_performance.min,
3398 pi->pcie_lane_performance.max);
3399 ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 4,
3400 pi->pcie_gen_powersaving.max,
3401 pi->pcie_lane_powersaving.max);
3402 ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 5,
3403 pi->pcie_gen_performance.max,
3404 pi->pcie_lane_performance.max);
3406 pi->dpm_table.pcie_speed_table.count = 6;
3411 static int ci_setup_default_dpm_tables(struct radeon_device *rdev)
3413 struct ci_power_info *pi = ci_get_pi(rdev);
3414 struct radeon_clock_voltage_dependency_table *allowed_sclk_vddc_table =
3415 &rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk;
3416 struct radeon_clock_voltage_dependency_table *allowed_mclk_table =
3417 &rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk;
3418 struct radeon_cac_leakage_table *std_voltage_table =
3419 &rdev->pm.dpm.dyn_state.cac_leakage_table;
3422 if (allowed_sclk_vddc_table == NULL)
3424 if (allowed_sclk_vddc_table->count < 1)
3426 if (allowed_mclk_table == NULL)
3428 if (allowed_mclk_table->count < 1)
3431 memset(&pi->dpm_table, 0, sizeof(struct ci_dpm_table));
3433 ci_reset_single_dpm_table(rdev,
3434 &pi->dpm_table.sclk_table,
3435 SMU7_MAX_LEVELS_GRAPHICS);
3436 ci_reset_single_dpm_table(rdev,
3437 &pi->dpm_table.mclk_table,
3438 SMU7_MAX_LEVELS_MEMORY);
3439 ci_reset_single_dpm_table(rdev,
3440 &pi->dpm_table.vddc_table,
3441 SMU7_MAX_LEVELS_VDDC);
3442 ci_reset_single_dpm_table(rdev,
3443 &pi->dpm_table.vddci_table,
3444 SMU7_MAX_LEVELS_VDDCI);
3445 ci_reset_single_dpm_table(rdev,
3446 &pi->dpm_table.mvdd_table,
3447 SMU7_MAX_LEVELS_MVDD);
3449 pi->dpm_table.sclk_table.count = 0;
3450 for (i = 0; i < allowed_sclk_vddc_table->count; i++) {
3452 (pi->dpm_table.sclk_table.dpm_levels[pi->dpm_table.sclk_table.count-1].value !=
3453 allowed_sclk_vddc_table->entries[i].clk)) {
3454 pi->dpm_table.sclk_table.dpm_levels[pi->dpm_table.sclk_table.count].value =
3455 allowed_sclk_vddc_table->entries[i].clk;
3456 pi->dpm_table.sclk_table.dpm_levels[pi->dpm_table.sclk_table.count].enabled =
3457 (i == 0) ? true : false;
3458 pi->dpm_table.sclk_table.count++;
3462 pi->dpm_table.mclk_table.count = 0;
3463 for (i = 0; i < allowed_mclk_table->count; i++) {
3465 (pi->dpm_table.mclk_table.dpm_levels[pi->dpm_table.mclk_table.count-1].value !=
3466 allowed_mclk_table->entries[i].clk)) {
3467 pi->dpm_table.mclk_table.dpm_levels[pi->dpm_table.mclk_table.count].value =
3468 allowed_mclk_table->entries[i].clk;
3469 pi->dpm_table.mclk_table.dpm_levels[pi->dpm_table.mclk_table.count].enabled =
3470 (i == 0) ? true : false;
3471 pi->dpm_table.mclk_table.count++;
3475 for (i = 0; i < allowed_sclk_vddc_table->count; i++) {
3476 pi->dpm_table.vddc_table.dpm_levels[i].value =
3477 allowed_sclk_vddc_table->entries[i].v;
3478 pi->dpm_table.vddc_table.dpm_levels[i].param1 =
3479 std_voltage_table->entries[i].leakage;
3480 pi->dpm_table.vddc_table.dpm_levels[i].enabled = true;
3482 pi->dpm_table.vddc_table.count = allowed_sclk_vddc_table->count;
3484 allowed_mclk_table = &rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk;
3485 if (allowed_mclk_table) {
3486 for (i = 0; i < allowed_mclk_table->count; i++) {
3487 pi->dpm_table.vddci_table.dpm_levels[i].value =
3488 allowed_mclk_table->entries[i].v;
3489 pi->dpm_table.vddci_table.dpm_levels[i].enabled = true;
3491 pi->dpm_table.vddci_table.count = allowed_mclk_table->count;
3494 allowed_mclk_table = &rdev->pm.dpm.dyn_state.mvdd_dependency_on_mclk;
3495 if (allowed_mclk_table) {
3496 for (i = 0; i < allowed_mclk_table->count; i++) {
3497 pi->dpm_table.mvdd_table.dpm_levels[i].value =
3498 allowed_mclk_table->entries[i].v;
3499 pi->dpm_table.mvdd_table.dpm_levels[i].enabled = true;
3501 pi->dpm_table.mvdd_table.count = allowed_mclk_table->count;
3504 ci_setup_default_pcie_tables(rdev);
3509 static int ci_find_boot_level(struct ci_single_dpm_table *table,
3510 u32 value, u32 *boot_level)
3515 for(i = 0; i < table->count; i++) {
3516 if (value == table->dpm_levels[i].value) {
3525 static int ci_init_smc_table(struct radeon_device *rdev)
3527 struct ci_power_info *pi = ci_get_pi(rdev);
3528 struct ci_ulv_parm *ulv = &pi->ulv;
3529 struct radeon_ps *radeon_boot_state = rdev->pm.dpm.boot_ps;
3530 SMU7_Discrete_DpmTable *table = &pi->smc_state_table;
3533 ret = ci_setup_default_dpm_tables(rdev);
3537 if (pi->voltage_control != CISLANDS_VOLTAGE_CONTROL_NONE)
3538 ci_populate_smc_voltage_tables(rdev, table);
3540 ci_init_fps_limits(rdev);
3542 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_HARDWAREDC)
3543 table->SystemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC;
3545 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_STEPVDDC)
3546 table->SystemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC;
3549 table->SystemFlags |= PPSMC_SYSTEMFLAG_GDDR5;
3551 if (ulv->supported) {
3552 ret = ci_populate_ulv_state(rdev, &pi->smc_state_table.Ulv);
3555 WREG32_SMC(CG_ULV_PARAMETER, ulv->cg_ulv_parameter);
3558 ret = ci_populate_all_graphic_levels(rdev);
3562 ret = ci_populate_all_memory_levels(rdev);
3566 ci_populate_smc_link_level(rdev, table);
3568 ret = ci_populate_smc_acpi_level(rdev, table);
3572 ret = ci_populate_smc_vce_level(rdev, table);
3576 ret = ci_populate_smc_acp_level(rdev, table);
3580 ret = ci_populate_smc_samu_level(rdev, table);
3584 ret = ci_do_program_memory_timing_parameters(rdev);
3588 ret = ci_populate_smc_uvd_level(rdev, table);
3592 table->UvdBootLevel = 0;
3593 table->VceBootLevel = 0;
3594 table->AcpBootLevel = 0;
3595 table->SamuBootLevel = 0;
3596 table->GraphicsBootLevel = 0;
3597 table->MemoryBootLevel = 0;
3599 ret = ci_find_boot_level(&pi->dpm_table.sclk_table,
3600 pi->vbios_boot_state.sclk_bootup_value,
3601 (u32 *)&pi->smc_state_table.GraphicsBootLevel);
3603 ret = ci_find_boot_level(&pi->dpm_table.mclk_table,
3604 pi->vbios_boot_state.mclk_bootup_value,
3605 (u32 *)&pi->smc_state_table.MemoryBootLevel);
3607 table->BootVddc = pi->vbios_boot_state.vddc_bootup_value;
3608 table->BootVddci = pi->vbios_boot_state.vddci_bootup_value;
3609 table->BootMVdd = pi->vbios_boot_state.mvdd_bootup_value;
3611 ci_populate_smc_initial_state(rdev, radeon_boot_state);
3613 ret = ci_populate_bapm_parameters_in_dpm_table(rdev);
3617 table->UVDInterval = 1;
3618 table->VCEInterval = 1;
3619 table->ACPInterval = 1;
3620 table->SAMUInterval = 1;
3621 table->GraphicsVoltageChangeEnable = 1;
3622 table->GraphicsThermThrottleEnable = 1;
3623 table->GraphicsInterval = 1;
3624 table->VoltageInterval = 1;
3625 table->ThermalInterval = 1;
3626 table->TemperatureLimitHigh = (u16)((pi->thermal_temp_setting.temperature_high *
3627 CISLANDS_Q88_FORMAT_CONVERSION_UNIT) / 1000);
3628 table->TemperatureLimitLow = (u16)((pi->thermal_temp_setting.temperature_low *
3629 CISLANDS_Q88_FORMAT_CONVERSION_UNIT) / 1000);
3630 table->MemoryVoltageChangeEnable = 1;
3631 table->MemoryInterval = 1;
3632 table->VoltageResponseTime = 0;
3633 table->VddcVddciDelta = 4000;
3634 table->PhaseResponseTime = 0;
3635 table->MemoryThermThrottleEnable = 1;
3636 table->PCIeBootLinkLevel = pi->dpm_table.pcie_speed_table.count - 1;
3637 table->PCIeGenInterval = 1;
3638 if (pi->voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2)
3639 table->SVI2Enable = 1;
3641 table->SVI2Enable = 0;
3643 table->ThermGpio = 17;
3644 table->SclkStepSize = 0x4000;
3646 table->SystemFlags = cpu_to_be32(table->SystemFlags);
3647 table->SmioMaskVddcVid = cpu_to_be32(table->SmioMaskVddcVid);
3648 table->SmioMaskVddcPhase = cpu_to_be32(table->SmioMaskVddcPhase);
3649 table->SmioMaskVddciVid = cpu_to_be32(table->SmioMaskVddciVid);
3650 table->SmioMaskMvddVid = cpu_to_be32(table->SmioMaskMvddVid);
3651 table->SclkStepSize = cpu_to_be32(table->SclkStepSize);
3652 table->TemperatureLimitHigh = cpu_to_be16(table->TemperatureLimitHigh);
3653 table->TemperatureLimitLow = cpu_to_be16(table->TemperatureLimitLow);
3654 table->VddcVddciDelta = cpu_to_be16(table->VddcVddciDelta);
3655 table->VoltageResponseTime = cpu_to_be16(table->VoltageResponseTime);
3656 table->PhaseResponseTime = cpu_to_be16(table->PhaseResponseTime);
3657 table->BootVddc = cpu_to_be16(table->BootVddc * VOLTAGE_SCALE);
3658 table->BootVddci = cpu_to_be16(table->BootVddci * VOLTAGE_SCALE);
3659 table->BootMVdd = cpu_to_be16(table->BootMVdd * VOLTAGE_SCALE);
3661 ret = ci_copy_bytes_to_smc(rdev,
3662 pi->dpm_table_start +
3663 offsetof(SMU7_Discrete_DpmTable, SystemFlags),
3664 (u8 *)&table->SystemFlags,
3665 sizeof(SMU7_Discrete_DpmTable) - 3 * sizeof(SMU7_PIDController),
3673 static void ci_trim_single_dpm_states(struct radeon_device *rdev,
3674 struct ci_single_dpm_table *dpm_table,
3675 u32 low_limit, u32 high_limit)
3679 for (i = 0; i < dpm_table->count; i++) {
3680 if ((dpm_table->dpm_levels[i].value < low_limit) ||
3681 (dpm_table->dpm_levels[i].value > high_limit))
3682 dpm_table->dpm_levels[i].enabled = false;
3684 dpm_table->dpm_levels[i].enabled = true;
3688 static void ci_trim_pcie_dpm_states(struct radeon_device *rdev,
3689 u32 speed_low, u32 lanes_low,
3690 u32 speed_high, u32 lanes_high)
3692 struct ci_power_info *pi = ci_get_pi(rdev);
3693 struct ci_single_dpm_table *pcie_table = &pi->dpm_table.pcie_speed_table;
3696 for (i = 0; i < pcie_table->count; i++) {
3697 if ((pcie_table->dpm_levels[i].value < speed_low) ||
3698 (pcie_table->dpm_levels[i].param1 < lanes_low) ||
3699 (pcie_table->dpm_levels[i].value > speed_high) ||
3700 (pcie_table->dpm_levels[i].param1 > lanes_high))
3701 pcie_table->dpm_levels[i].enabled = false;
3703 pcie_table->dpm_levels[i].enabled = true;
3706 for (i = 0; i < pcie_table->count; i++) {
3707 if (pcie_table->dpm_levels[i].enabled) {
3708 for (j = i + 1; j < pcie_table->count; j++) {
3709 if (pcie_table->dpm_levels[j].enabled) {
3710 if ((pcie_table->dpm_levels[i].value == pcie_table->dpm_levels[j].value) &&
3711 (pcie_table->dpm_levels[i].param1 == pcie_table->dpm_levels[j].param1))
3712 pcie_table->dpm_levels[j].enabled = false;
3719 static int ci_trim_dpm_states(struct radeon_device *rdev,
3720 struct radeon_ps *radeon_state)
3722 struct ci_ps *state = ci_get_ps(radeon_state);
3723 struct ci_power_info *pi = ci_get_pi(rdev);
3724 u32 high_limit_count;
3726 if (state->performance_level_count < 1)
3729 if (state->performance_level_count == 1)
3730 high_limit_count = 0;
3732 high_limit_count = 1;
3734 ci_trim_single_dpm_states(rdev,
3735 &pi->dpm_table.sclk_table,
3736 state->performance_levels[0].sclk,
3737 state->performance_levels[high_limit_count].sclk);
3739 ci_trim_single_dpm_states(rdev,
3740 &pi->dpm_table.mclk_table,
3741 state->performance_levels[0].mclk,
3742 state->performance_levels[high_limit_count].mclk);
3744 ci_trim_pcie_dpm_states(rdev,
3745 state->performance_levels[0].pcie_gen,
3746 state->performance_levels[0].pcie_lane,
3747 state->performance_levels[high_limit_count].pcie_gen,
3748 state->performance_levels[high_limit_count].pcie_lane);
3753 static int ci_apply_disp_minimum_voltage_request(struct radeon_device *rdev)
3755 struct radeon_clock_voltage_dependency_table *disp_voltage_table =
3756 &rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk;
3757 struct radeon_clock_voltage_dependency_table *vddc_table =
3758 &rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk;
3759 u32 requested_voltage = 0;
3762 if (disp_voltage_table == NULL)
3764 if (!disp_voltage_table->count)
3767 for (i = 0; i < disp_voltage_table->count; i++) {
3768 if (rdev->clock.current_dispclk == disp_voltage_table->entries[i].clk)
3769 requested_voltage = disp_voltage_table->entries[i].v;
3772 for (i = 0; i < vddc_table->count; i++) {
3773 if (requested_voltage <= vddc_table->entries[i].v) {
3774 requested_voltage = vddc_table->entries[i].v;
3775 return (ci_send_msg_to_smc_with_parameter(rdev,
3776 PPSMC_MSG_VddC_Request,
3777 requested_voltage * VOLTAGE_SCALE) == PPSMC_Result_OK) ?
3785 static int ci_upload_dpm_level_enable_mask(struct radeon_device *rdev)
3787 struct ci_power_info *pi = ci_get_pi(rdev);
3788 PPSMC_Result result;
3790 ci_apply_disp_minimum_voltage_request(rdev);
3792 if (!pi->sclk_dpm_key_disabled) {
3793 if (pi->dpm_level_enable_mask.sclk_dpm_enable_mask) {
3794 result = ci_send_msg_to_smc_with_parameter(rdev,
3795 PPSMC_MSG_SCLKDPM_SetEnabledMask,
3796 pi->dpm_level_enable_mask.sclk_dpm_enable_mask);
3797 if (result != PPSMC_Result_OK)
3802 if (!pi->mclk_dpm_key_disabled) {
3803 if (pi->dpm_level_enable_mask.mclk_dpm_enable_mask) {
3804 result = ci_send_msg_to_smc_with_parameter(rdev,
3805 PPSMC_MSG_MCLKDPM_SetEnabledMask,
3806 pi->dpm_level_enable_mask.mclk_dpm_enable_mask);
3807 if (result != PPSMC_Result_OK)
3812 if (!pi->pcie_dpm_key_disabled) {
3813 if (pi->dpm_level_enable_mask.pcie_dpm_enable_mask) {
3814 result = ci_send_msg_to_smc_with_parameter(rdev,
3815 PPSMC_MSG_PCIeDPM_SetEnabledMask,
3816 pi->dpm_level_enable_mask.pcie_dpm_enable_mask);
3817 if (result != PPSMC_Result_OK)
3825 static void ci_find_dpm_states_clocks_in_dpm_table(struct radeon_device *rdev,
3826 struct radeon_ps *radeon_state)
3828 struct ci_power_info *pi = ci_get_pi(rdev);
3829 struct ci_ps *state = ci_get_ps(radeon_state);
3830 struct ci_single_dpm_table *sclk_table = &pi->dpm_table.sclk_table;
3831 u32 sclk = state->performance_levels[state->performance_level_count-1].sclk;
3832 struct ci_single_dpm_table *mclk_table = &pi->dpm_table.mclk_table;
3833 u32 mclk = state->performance_levels[state->performance_level_count-1].mclk;
3836 pi->need_update_smu7_dpm_table = 0;
3838 for (i = 0; i < sclk_table->count; i++) {
3839 if (sclk == sclk_table->dpm_levels[i].value)
3843 if (i >= sclk_table->count) {
3844 pi->need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_SCLK;
3846 /* XXX check display min clock requirements */
3847 if (CISLAND_MINIMUM_ENGINE_CLOCK != CISLAND_MINIMUM_ENGINE_CLOCK)
3848 pi->need_update_smu7_dpm_table |= DPMTABLE_UPDATE_SCLK;
3851 for (i = 0; i < mclk_table->count; i++) {
3852 if (mclk == mclk_table->dpm_levels[i].value)
3856 if (i >= mclk_table->count)
3857 pi->need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_MCLK;
3859 if (rdev->pm.dpm.current_active_crtc_count !=
3860 rdev->pm.dpm.new_active_crtc_count)
3861 pi->need_update_smu7_dpm_table |= DPMTABLE_UPDATE_MCLK;
3864 static int ci_populate_and_upload_sclk_mclk_dpm_levels(struct radeon_device *rdev,
3865 struct radeon_ps *radeon_state)
3867 struct ci_power_info *pi = ci_get_pi(rdev);
3868 struct ci_ps *state = ci_get_ps(radeon_state);
3869 u32 sclk = state->performance_levels[state->performance_level_count-1].sclk;
3870 u32 mclk = state->performance_levels[state->performance_level_count-1].mclk;
3871 struct ci_dpm_table *dpm_table = &pi->dpm_table;
3874 if (!pi->need_update_smu7_dpm_table)
3877 if (pi->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_SCLK)
3878 dpm_table->sclk_table.dpm_levels[dpm_table->sclk_table.count-1].value = sclk;
3880 if (pi->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_MCLK)
3881 dpm_table->mclk_table.dpm_levels[dpm_table->mclk_table.count-1].value = mclk;
3883 if (pi->need_update_smu7_dpm_table & (DPMTABLE_OD_UPDATE_SCLK | DPMTABLE_UPDATE_SCLK)) {
3884 ret = ci_populate_all_graphic_levels(rdev);
3889 if (pi->need_update_smu7_dpm_table & (DPMTABLE_OD_UPDATE_MCLK | DPMTABLE_UPDATE_MCLK)) {
3890 ret = ci_populate_all_memory_levels(rdev);
3898 static int ci_enable_uvd_dpm(struct radeon_device *rdev, bool enable)
3900 struct ci_power_info *pi = ci_get_pi(rdev);
3901 const struct radeon_clock_and_voltage_limits *max_limits;
3904 if (rdev->pm.dpm.ac_power)
3905 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac;
3907 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc;
3910 pi->dpm_level_enable_mask.uvd_dpm_enable_mask = 0;
3912 for (i = rdev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count - 1; i >= 0; i--) {
3913 if (rdev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[i].v <= max_limits->vddc) {
3914 pi->dpm_level_enable_mask.uvd_dpm_enable_mask |= 1 << i;
3916 if (!pi->caps_uvd_dpm)
3921 ci_send_msg_to_smc_with_parameter(rdev,
3922 PPSMC_MSG_UVDDPM_SetEnabledMask,
3923 pi->dpm_level_enable_mask.uvd_dpm_enable_mask);
3925 if (pi->last_mclk_dpm_enable_mask & 0x1) {
3926 pi->uvd_enabled = true;
3927 pi->dpm_level_enable_mask.mclk_dpm_enable_mask &= 0xFFFFFFFE;
3928 ci_send_msg_to_smc_with_parameter(rdev,
3929 PPSMC_MSG_MCLKDPM_SetEnabledMask,
3930 pi->dpm_level_enable_mask.mclk_dpm_enable_mask);
3933 if (pi->last_mclk_dpm_enable_mask & 0x1) {
3934 pi->uvd_enabled = false;
3935 pi->dpm_level_enable_mask.mclk_dpm_enable_mask |= 1;
3936 ci_send_msg_to_smc_with_parameter(rdev,
3937 PPSMC_MSG_MCLKDPM_SetEnabledMask,
3938 pi->dpm_level_enable_mask.mclk_dpm_enable_mask);
3942 return (ci_send_msg_to_smc(rdev, enable ?
3943 PPSMC_MSG_UVDDPM_Enable : PPSMC_MSG_UVDDPM_Disable) == PPSMC_Result_OK) ?
3947 static int ci_enable_vce_dpm(struct radeon_device *rdev, bool enable)
3949 struct ci_power_info *pi = ci_get_pi(rdev);
3950 const struct radeon_clock_and_voltage_limits *max_limits;
3953 if (rdev->pm.dpm.ac_power)
3954 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac;
3956 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc;
3959 pi->dpm_level_enable_mask.vce_dpm_enable_mask = 0;
3960 for (i = rdev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.count - 1; i >= 0; i--) {
3961 if (rdev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[i].v <= max_limits->vddc) {
3962 pi->dpm_level_enable_mask.vce_dpm_enable_mask |= 1 << i;
3964 if (!pi->caps_vce_dpm)
3969 ci_send_msg_to_smc_with_parameter(rdev,
3970 PPSMC_MSG_VCEDPM_SetEnabledMask,
3971 pi->dpm_level_enable_mask.vce_dpm_enable_mask);
3974 return (ci_send_msg_to_smc(rdev, enable ?
3975 PPSMC_MSG_VCEDPM_Enable : PPSMC_MSG_VCEDPM_Disable) == PPSMC_Result_OK) ?
3980 static int ci_enable_samu_dpm(struct radeon_device *rdev, bool enable)
3982 struct ci_power_info *pi = ci_get_pi(rdev);
3983 const struct radeon_clock_and_voltage_limits *max_limits;
3986 if (rdev->pm.dpm.ac_power)
3987 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac;
3989 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc;
3992 pi->dpm_level_enable_mask.samu_dpm_enable_mask = 0;
3993 for (i = rdev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table.count - 1; i >= 0; i--) {
3994 if (rdev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries[i].v <= max_limits->vddc) {
3995 pi->dpm_level_enable_mask.samu_dpm_enable_mask |= 1 << i;
3997 if (!pi->caps_samu_dpm)
4002 ci_send_msg_to_smc_with_parameter(rdev,
4003 PPSMC_MSG_SAMUDPM_SetEnabledMask,
4004 pi->dpm_level_enable_mask.samu_dpm_enable_mask);
4006 return (ci_send_msg_to_smc(rdev, enable ?
4007 PPSMC_MSG_SAMUDPM_Enable : PPSMC_MSG_SAMUDPM_Disable) == PPSMC_Result_OK) ?
4011 static int ci_enable_acp_dpm(struct radeon_device *rdev, bool enable)
4013 struct ci_power_info *pi = ci_get_pi(rdev);
4014 const struct radeon_clock_and_voltage_limits *max_limits;
4017 if (rdev->pm.dpm.ac_power)
4018 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac;
4020 max_limits = &rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc;
4023 pi->dpm_level_enable_mask.acp_dpm_enable_mask = 0;
4024 for (i = rdev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table.count - 1; i >= 0; i--) {
4025 if (rdev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries[i].v <= max_limits->vddc) {
4026 pi->dpm_level_enable_mask.acp_dpm_enable_mask |= 1 << i;
4028 if (!pi->caps_acp_dpm)
4033 ci_send_msg_to_smc_with_parameter(rdev,
4034 PPSMC_MSG_ACPDPM_SetEnabledMask,
4035 pi->dpm_level_enable_mask.acp_dpm_enable_mask);
4038 return (ci_send_msg_to_smc(rdev, enable ?
4039 PPSMC_MSG_ACPDPM_Enable : PPSMC_MSG_ACPDPM_Disable) == PPSMC_Result_OK) ?
4044 static int ci_update_uvd_dpm(struct radeon_device *rdev, bool gate)
4046 struct ci_power_info *pi = ci_get_pi(rdev);
4050 if (pi->caps_uvd_dpm ||
4051 (rdev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count <= 0))
4052 pi->smc_state_table.UvdBootLevel = 0;
4054 pi->smc_state_table.UvdBootLevel =
4055 rdev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count - 1;
4057 tmp = RREG32_SMC(DPM_TABLE_475);
4058 tmp &= ~UvdBootLevel_MASK;
4059 tmp |= UvdBootLevel(pi->smc_state_table.UvdBootLevel);
4060 WREG32_SMC(DPM_TABLE_475, tmp);
4063 return ci_enable_uvd_dpm(rdev, !gate);
4066 static u8 ci_get_vce_boot_level(struct radeon_device *rdev)
4069 u32 min_evclk = 30000; /* ??? */
4070 struct radeon_vce_clock_voltage_dependency_table *table =
4071 &rdev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table;
4073 for (i = 0; i < table->count; i++) {
4074 if (table->entries[i].evclk >= min_evclk)
4078 return table->count - 1;
4081 static int ci_update_vce_dpm(struct radeon_device *rdev,
4082 struct radeon_ps *radeon_new_state,
4083 struct radeon_ps *radeon_current_state)
4085 struct ci_power_info *pi = ci_get_pi(rdev);
4089 if (radeon_current_state->evclk != radeon_new_state->evclk) {
4090 if (radeon_new_state->evclk) {
4091 /* turn the clocks on when encoding */
4092 cik_update_cg(rdev, RADEON_CG_BLOCK_VCE, false);
4094 pi->smc_state_table.VceBootLevel = ci_get_vce_boot_level(rdev);
4095 tmp = RREG32_SMC(DPM_TABLE_475);
4096 tmp &= ~VceBootLevel_MASK;
4097 tmp |= VceBootLevel(pi->smc_state_table.VceBootLevel);
4098 WREG32_SMC(DPM_TABLE_475, tmp);
4100 ret = ci_enable_vce_dpm(rdev, true);
4102 /* turn the clocks off when not encoding */
4103 cik_update_cg(rdev, RADEON_CG_BLOCK_VCE, true);
4105 ret = ci_enable_vce_dpm(rdev, false);
4112 static int ci_update_samu_dpm(struct radeon_device *rdev, bool gate)
4114 return ci_enable_samu_dpm(rdev, gate);
4117 static int ci_update_acp_dpm(struct radeon_device *rdev, bool gate)
4119 struct ci_power_info *pi = ci_get_pi(rdev);
4123 pi->smc_state_table.AcpBootLevel = 0;
4125 tmp = RREG32_SMC(DPM_TABLE_475);
4126 tmp &= ~AcpBootLevel_MASK;
4127 tmp |= AcpBootLevel(pi->smc_state_table.AcpBootLevel);
4128 WREG32_SMC(DPM_TABLE_475, tmp);
4131 return ci_enable_acp_dpm(rdev, !gate);
4135 static int ci_generate_dpm_level_enable_mask(struct radeon_device *rdev,
4136 struct radeon_ps *radeon_state)
4138 struct ci_power_info *pi = ci_get_pi(rdev);
4141 ret = ci_trim_dpm_states(rdev, radeon_state);
4145 pi->dpm_level_enable_mask.sclk_dpm_enable_mask =
4146 ci_get_dpm_level_enable_mask_value(&pi->dpm_table.sclk_table);
4147 pi->dpm_level_enable_mask.mclk_dpm_enable_mask =
4148 ci_get_dpm_level_enable_mask_value(&pi->dpm_table.mclk_table);
4149 pi->last_mclk_dpm_enable_mask =
4150 pi->dpm_level_enable_mask.mclk_dpm_enable_mask;
4151 if (pi->uvd_enabled) {
4152 if (pi->dpm_level_enable_mask.mclk_dpm_enable_mask & 1)
4153 pi->dpm_level_enable_mask.mclk_dpm_enable_mask &= 0xFFFFFFFE;
4155 pi->dpm_level_enable_mask.pcie_dpm_enable_mask =
4156 ci_get_dpm_level_enable_mask_value(&pi->dpm_table.pcie_speed_table);
4161 static u32 ci_get_lowest_enabled_level(struct radeon_device *rdev,
4166 while ((level_mask & (1 << level)) == 0)
4173 int ci_dpm_force_performance_level(struct radeon_device *rdev,
4174 enum radeon_dpm_forced_level level)
4176 struct ci_power_info *pi = ci_get_pi(rdev);
4180 if (level == RADEON_DPM_FORCED_LEVEL_HIGH) {
4181 if ((!pi->pcie_dpm_key_disabled) &&
4182 pi->dpm_level_enable_mask.pcie_dpm_enable_mask) {
4184 tmp = pi->dpm_level_enable_mask.pcie_dpm_enable_mask;
4188 ret = ci_dpm_force_state_pcie(rdev, level);
4191 for (i = 0; i < rdev->usec_timeout; i++) {
4192 tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX_1) &
4193 CURR_PCIE_INDEX_MASK) >> CURR_PCIE_INDEX_SHIFT;
4200 if ((!pi->sclk_dpm_key_disabled) &&
4201 pi->dpm_level_enable_mask.sclk_dpm_enable_mask) {
4203 tmp = pi->dpm_level_enable_mask.sclk_dpm_enable_mask;
4207 ret = ci_dpm_force_state_sclk(rdev, levels);
4210 for (i = 0; i < rdev->usec_timeout; i++) {
4211 tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX) &
4212 CURR_SCLK_INDEX_MASK) >> CURR_SCLK_INDEX_SHIFT;
4219 if ((!pi->mclk_dpm_key_disabled) &&
4220 pi->dpm_level_enable_mask.mclk_dpm_enable_mask) {
4222 tmp = pi->dpm_level_enable_mask.mclk_dpm_enable_mask;
4226 ret = ci_dpm_force_state_mclk(rdev, levels);
4229 for (i = 0; i < rdev->usec_timeout; i++) {
4230 tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX) &
4231 CURR_MCLK_INDEX_MASK) >> CURR_MCLK_INDEX_SHIFT;
4238 } else if (level == RADEON_DPM_FORCED_LEVEL_LOW) {
4239 if ((!pi->sclk_dpm_key_disabled) &&
4240 pi->dpm_level_enable_mask.sclk_dpm_enable_mask) {
4241 levels = ci_get_lowest_enabled_level(rdev,
4242 pi->dpm_level_enable_mask.sclk_dpm_enable_mask);
4243 ret = ci_dpm_force_state_sclk(rdev, levels);
4246 for (i = 0; i < rdev->usec_timeout; i++) {
4247 tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX) &
4248 CURR_SCLK_INDEX_MASK) >> CURR_SCLK_INDEX_SHIFT;
4254 if ((!pi->mclk_dpm_key_disabled) &&
4255 pi->dpm_level_enable_mask.mclk_dpm_enable_mask) {
4256 levels = ci_get_lowest_enabled_level(rdev,
4257 pi->dpm_level_enable_mask.mclk_dpm_enable_mask);
4258 ret = ci_dpm_force_state_mclk(rdev, levels);
4261 for (i = 0; i < rdev->usec_timeout; i++) {
4262 tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX) &
4263 CURR_MCLK_INDEX_MASK) >> CURR_MCLK_INDEX_SHIFT;
4269 if ((!pi->pcie_dpm_key_disabled) &&
4270 pi->dpm_level_enable_mask.pcie_dpm_enable_mask) {
4271 levels = ci_get_lowest_enabled_level(rdev,
4272 pi->dpm_level_enable_mask.pcie_dpm_enable_mask);
4273 ret = ci_dpm_force_state_pcie(rdev, levels);
4276 for (i = 0; i < rdev->usec_timeout; i++) {
4277 tmp = (RREG32_SMC(TARGET_AND_CURRENT_PROFILE_INDEX_1) &
4278 CURR_PCIE_INDEX_MASK) >> CURR_PCIE_INDEX_SHIFT;
4284 } else if (level == RADEON_DPM_FORCED_LEVEL_AUTO) {
4285 if (!pi->pcie_dpm_key_disabled) {
4286 PPSMC_Result smc_result;
4288 smc_result = ci_send_msg_to_smc(rdev,
4289 PPSMC_MSG_PCIeDPM_UnForceLevel);
4290 if (smc_result != PPSMC_Result_OK)
4293 ret = ci_upload_dpm_level_enable_mask(rdev);
4298 rdev->pm.dpm.forced_level = level;
4303 static int ci_set_mc_special_registers(struct radeon_device *rdev,
4304 struct ci_mc_reg_table *table)
4306 struct ci_power_info *pi = ci_get_pi(rdev);
4310 for (i = 0, j = table->last; i < table->last; i++) {
4311 if (j >= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)
4313 switch(table->mc_reg_address[i].s1 << 2) {
4315 temp_reg = RREG32(MC_PMG_CMD_EMRS);
4316 table->mc_reg_address[j].s1 = MC_PMG_CMD_EMRS >> 2;
4317 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_EMRS_LP >> 2;
4318 for (k = 0; k < table->num_entries; k++) {
4319 table->mc_reg_table_entry[k].mc_data[j] =
4320 ((temp_reg & 0xffff0000)) | ((table->mc_reg_table_entry[k].mc_data[i] & 0xffff0000) >> 16);
4323 if (j >= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)
4326 temp_reg = RREG32(MC_PMG_CMD_MRS);
4327 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS >> 2;
4328 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS_LP >> 2;
4329 for (k = 0; k < table->num_entries; k++) {
4330 table->mc_reg_table_entry[k].mc_data[j] =
4331 (temp_reg & 0xffff0000) | (table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff);
4333 table->mc_reg_table_entry[k].mc_data[j] |= 0x100;
4336 if (j > SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)
4339 if (!pi->mem_gddr5) {
4340 table->mc_reg_address[j].s1 = MC_PMG_AUTO_CMD >> 2;
4341 table->mc_reg_address[j].s0 = MC_PMG_AUTO_CMD >> 2;
4342 for (k = 0; k < table->num_entries; k++) {
4343 table->mc_reg_table_entry[k].mc_data[j] =
4344 (table->mc_reg_table_entry[k].mc_data[i] & 0xffff0000) >> 16;
4347 if (j > SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)
4351 case MC_SEQ_RESERVE_M:
4352 temp_reg = RREG32(MC_PMG_CMD_MRS1);
4353 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 >> 2;
4354 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2;
4355 for (k = 0; k < table->num_entries; k++) {
4356 table->mc_reg_table_entry[k].mc_data[j] =
4357 (temp_reg & 0xffff0000) | (table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff);
4360 if (j > SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)
4374 static bool ci_check_s0_mc_reg_index(u16 in_reg, u16 *out_reg)
4379 case MC_SEQ_RAS_TIMING >> 2:
4380 *out_reg = MC_SEQ_RAS_TIMING_LP >> 2;
4382 case MC_SEQ_DLL_STBY >> 2:
4383 *out_reg = MC_SEQ_DLL_STBY_LP >> 2;
4385 case MC_SEQ_G5PDX_CMD0 >> 2:
4386 *out_reg = MC_SEQ_G5PDX_CMD0_LP >> 2;
4388 case MC_SEQ_G5PDX_CMD1 >> 2:
4389 *out_reg = MC_SEQ_G5PDX_CMD1_LP >> 2;
4391 case MC_SEQ_G5PDX_CTRL >> 2:
4392 *out_reg = MC_SEQ_G5PDX_CTRL_LP >> 2;
4394 case MC_SEQ_CAS_TIMING >> 2:
4395 *out_reg = MC_SEQ_CAS_TIMING_LP >> 2;
4397 case MC_SEQ_MISC_TIMING >> 2:
4398 *out_reg = MC_SEQ_MISC_TIMING_LP >> 2;
4400 case MC_SEQ_MISC_TIMING2 >> 2:
4401 *out_reg = MC_SEQ_MISC_TIMING2_LP >> 2;
4403 case MC_SEQ_PMG_DVS_CMD >> 2:
4404 *out_reg = MC_SEQ_PMG_DVS_CMD_LP >> 2;
4406 case MC_SEQ_PMG_DVS_CTL >> 2:
4407 *out_reg = MC_SEQ_PMG_DVS_CTL_LP >> 2;
4409 case MC_SEQ_RD_CTL_D0 >> 2:
4410 *out_reg = MC_SEQ_RD_CTL_D0_LP >> 2;
4412 case MC_SEQ_RD_CTL_D1 >> 2:
4413 *out_reg = MC_SEQ_RD_CTL_D1_LP >> 2;
4415 case MC_SEQ_WR_CTL_D0 >> 2:
4416 *out_reg = MC_SEQ_WR_CTL_D0_LP >> 2;
4418 case MC_SEQ_WR_CTL_D1 >> 2:
4419 *out_reg = MC_SEQ_WR_CTL_D1_LP >> 2;
4421 case MC_PMG_CMD_EMRS >> 2:
4422 *out_reg = MC_SEQ_PMG_CMD_EMRS_LP >> 2;
4424 case MC_PMG_CMD_MRS >> 2:
4425 *out_reg = MC_SEQ_PMG_CMD_MRS_LP >> 2;
4427 case MC_PMG_CMD_MRS1 >> 2:
4428 *out_reg = MC_SEQ_PMG_CMD_MRS1_LP >> 2;
4430 case MC_SEQ_PMG_TIMING >> 2:
4431 *out_reg = MC_SEQ_PMG_TIMING_LP >> 2;
4433 case MC_PMG_CMD_MRS2 >> 2:
4434 *out_reg = MC_SEQ_PMG_CMD_MRS2_LP >> 2;
4436 case MC_SEQ_WR_CTL_2 >> 2:
4437 *out_reg = MC_SEQ_WR_CTL_2_LP >> 2;
4447 static void ci_set_valid_flag(struct ci_mc_reg_table *table)
4451 for (i = 0; i < table->last; i++) {
4452 for (j = 1; j < table->num_entries; j++) {
4453 if (table->mc_reg_table_entry[j-1].mc_data[i] !=
4454 table->mc_reg_table_entry[j].mc_data[i]) {
4455 table->valid_flag |= 1 << i;
4462 static void ci_set_s0_mc_reg_index(struct ci_mc_reg_table *table)
4467 for (i = 0; i < table->last; i++) {
4468 table->mc_reg_address[i].s0 =
4469 ci_check_s0_mc_reg_index(table->mc_reg_address[i].s1, &address) ?
4470 address : table->mc_reg_address[i].s1;
4474 static int ci_copy_vbios_mc_reg_table(const struct atom_mc_reg_table *table,
4475 struct ci_mc_reg_table *ci_table)
4479 if (table->last > SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)
4481 if (table->num_entries > MAX_AC_TIMING_ENTRIES)
4484 for (i = 0; i < table->last; i++)
4485 ci_table->mc_reg_address[i].s1 = table->mc_reg_address[i].s1;
4487 ci_table->last = table->last;
4489 for (i = 0; i < table->num_entries; i++) {
4490 ci_table->mc_reg_table_entry[i].mclk_max =
4491 table->mc_reg_table_entry[i].mclk_max;
4492 for (j = 0; j < table->last; j++)
4493 ci_table->mc_reg_table_entry[i].mc_data[j] =
4494 table->mc_reg_table_entry[i].mc_data[j];
4496 ci_table->num_entries = table->num_entries;
4501 static int ci_register_patching_mc_seq(struct radeon_device *rdev,
4502 struct ci_mc_reg_table *table)
4508 tmp = RREG32(MC_SEQ_MISC0);
4509 patch = ((tmp & 0x0000f00) == 0x300) ? true : false;
4512 ((rdev->pdev->device == 0x67B0) ||
4513 (rdev->pdev->device == 0x67B1))) {
4514 for (i = 0; i < table->last; i++) {
4515 if (table->last >= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)
4517 switch(table->mc_reg_address[i].s1 >> 2) {
4519 for (k = 0; k < table->num_entries; k++) {
4520 if ((table->mc_reg_table_entry[k].mclk_max == 125000) ||
4521 (table->mc_reg_table_entry[k].mclk_max == 137500))
4522 table->mc_reg_table_entry[k].mc_data[i] =
4523 (table->mc_reg_table_entry[k].mc_data[i] & 0xFFFFFFF8) |
4527 case MC_SEQ_WR_CTL_D0:
4528 for (k = 0; k < table->num_entries; k++) {
4529 if ((table->mc_reg_table_entry[k].mclk_max == 125000) ||
4530 (table->mc_reg_table_entry[k].mclk_max == 137500))
4531 table->mc_reg_table_entry[k].mc_data[i] =
4532 (table->mc_reg_table_entry[k].mc_data[i] & 0xFFFF0F00) |
4536 case MC_SEQ_WR_CTL_D1:
4537 for (k = 0; k < table->num_entries; k++) {
4538 if ((table->mc_reg_table_entry[k].mclk_max == 125000) ||
4539 (table->mc_reg_table_entry[k].mclk_max == 137500))
4540 table->mc_reg_table_entry[k].mc_data[i] =
4541 (table->mc_reg_table_entry[k].mc_data[i] & 0xFFFF0F00) |
4545 case MC_SEQ_WR_CTL_2:
4546 for (k = 0; k < table->num_entries; k++) {
4547 if ((table->mc_reg_table_entry[k].mclk_max == 125000) ||
4548 (table->mc_reg_table_entry[k].mclk_max == 137500))
4549 table->mc_reg_table_entry[k].mc_data[i] = 0;
4552 case MC_SEQ_CAS_TIMING:
4553 for (k = 0; k < table->num_entries; k++) {
4554 if (table->mc_reg_table_entry[k].mclk_max == 125000)
4555 table->mc_reg_table_entry[k].mc_data[i] =
4556 (table->mc_reg_table_entry[k].mc_data[i] & 0xFFE0FE0F) |
4558 else if (table->mc_reg_table_entry[k].mclk_max == 137500)
4559 table->mc_reg_table_entry[k].mc_data[i] =
4560 (table->mc_reg_table_entry[k].mc_data[i] & 0xFFE0FE0F) |
4564 case MC_SEQ_MISC_TIMING:
4565 for (k = 0; k < table->num_entries; k++) {
4566 if (table->mc_reg_table_entry[k].mclk_max == 125000)
4567 table->mc_reg_table_entry[k].mc_data[i] =
4568 (table->mc_reg_table_entry[k].mc_data[i] & 0xFFFFFFE0) |
4570 else if (table->mc_reg_table_entry[k].mclk_max == 137500)
4571 table->mc_reg_table_entry[k].mc_data[i] =
4572 (table->mc_reg_table_entry[k].mc_data[i] & 0xFFFFFFE0) |
4581 WREG32(MC_SEQ_IO_DEBUG_INDEX, 3);
4582 tmp = RREG32(MC_SEQ_IO_DEBUG_DATA);
4583 tmp = (tmp & 0xFFF8FFFF) | (1 << 16);
4584 WREG32(MC_SEQ_IO_DEBUG_INDEX, 3);
4585 WREG32(MC_SEQ_IO_DEBUG_DATA, tmp);
4591 static int ci_initialize_mc_reg_table(struct radeon_device *rdev)
4593 struct ci_power_info *pi = ci_get_pi(rdev);
4594 struct atom_mc_reg_table *table;
4595 struct ci_mc_reg_table *ci_table = &pi->mc_reg_table;
4596 u8 module_index = rv770_get_memory_module_index(rdev);
4599 table = kzalloc(sizeof(struct atom_mc_reg_table), GFP_KERNEL);
4603 WREG32(MC_SEQ_RAS_TIMING_LP, RREG32(MC_SEQ_RAS_TIMING));
4604 WREG32(MC_SEQ_CAS_TIMING_LP, RREG32(MC_SEQ_CAS_TIMING));
4605 WREG32(MC_SEQ_DLL_STBY_LP, RREG32(MC_SEQ_DLL_STBY));
4606 WREG32(MC_SEQ_G5PDX_CMD0_LP, RREG32(MC_SEQ_G5PDX_CMD0));
4607 WREG32(MC_SEQ_G5PDX_CMD1_LP, RREG32(MC_SEQ_G5PDX_CMD1));
4608 WREG32(MC_SEQ_G5PDX_CTRL_LP, RREG32(MC_SEQ_G5PDX_CTRL));
4609 WREG32(MC_SEQ_PMG_DVS_CMD_LP, RREG32(MC_SEQ_PMG_DVS_CMD));
4610 WREG32(MC_SEQ_PMG_DVS_CTL_LP, RREG32(MC_SEQ_PMG_DVS_CTL));
4611 WREG32(MC_SEQ_MISC_TIMING_LP, RREG32(MC_SEQ_MISC_TIMING));
4612 WREG32(MC_SEQ_MISC_TIMING2_LP, RREG32(MC_SEQ_MISC_TIMING2));
4613 WREG32(MC_SEQ_PMG_CMD_EMRS_LP, RREG32(MC_PMG_CMD_EMRS));
4614 WREG32(MC_SEQ_PMG_CMD_MRS_LP, RREG32(MC_PMG_CMD_MRS));
4615 WREG32(MC_SEQ_PMG_CMD_MRS1_LP, RREG32(MC_PMG_CMD_MRS1));
4616 WREG32(MC_SEQ_WR_CTL_D0_LP, RREG32(MC_SEQ_WR_CTL_D0));
4617 WREG32(MC_SEQ_WR_CTL_D1_LP, RREG32(MC_SEQ_WR_CTL_D1));
4618 WREG32(MC_SEQ_RD_CTL_D0_LP, RREG32(MC_SEQ_RD_CTL_D0));
4619 WREG32(MC_SEQ_RD_CTL_D1_LP, RREG32(MC_SEQ_RD_CTL_D1));
4620 WREG32(MC_SEQ_PMG_TIMING_LP, RREG32(MC_SEQ_PMG_TIMING));
4621 WREG32(MC_SEQ_PMG_CMD_MRS2_LP, RREG32(MC_PMG_CMD_MRS2));
4622 WREG32(MC_SEQ_WR_CTL_2_LP, RREG32(MC_SEQ_WR_CTL_2));
4624 ret = radeon_atom_init_mc_reg_table(rdev, module_index, table);
4628 ret = ci_copy_vbios_mc_reg_table(table, ci_table);
4632 ci_set_s0_mc_reg_index(ci_table);
4634 ret = ci_register_patching_mc_seq(rdev, ci_table);
4638 ret = ci_set_mc_special_registers(rdev, ci_table);
4642 ci_set_valid_flag(ci_table);
4650 static int ci_populate_mc_reg_addresses(struct radeon_device *rdev,
4651 SMU7_Discrete_MCRegisters *mc_reg_table)
4653 struct ci_power_info *pi = ci_get_pi(rdev);
4656 for (i = 0, j = 0; j < pi->mc_reg_table.last; j++) {
4657 if (pi->mc_reg_table.valid_flag & (1 << j)) {
4658 if (i >= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE)
4660 mc_reg_table->address[i].s0 = cpu_to_be16(pi->mc_reg_table.mc_reg_address[j].s0);
4661 mc_reg_table->address[i].s1 = cpu_to_be16(pi->mc_reg_table.mc_reg_address[j].s1);
4666 mc_reg_table->last = (u8)i;
4671 static void ci_convert_mc_registers(const struct ci_mc_reg_entry *entry,
4672 SMU7_Discrete_MCRegisterSet *data,
4673 u32 num_entries, u32 valid_flag)
4677 for (i = 0, j = 0; j < num_entries; j++) {
4678 if (valid_flag & (1 << j)) {
4679 data->value[i] = cpu_to_be32(entry->mc_data[j]);
4685 static void ci_convert_mc_reg_table_entry_to_smc(struct radeon_device *rdev,
4686 const u32 memory_clock,
4687 SMU7_Discrete_MCRegisterSet *mc_reg_table_data)
4689 struct ci_power_info *pi = ci_get_pi(rdev);
4692 for(i = 0; i < pi->mc_reg_table.num_entries; i++) {
4693 if (memory_clock <= pi->mc_reg_table.mc_reg_table_entry[i].mclk_max)
4697 if ((i == pi->mc_reg_table.num_entries) && (i > 0))
4700 ci_convert_mc_registers(&pi->mc_reg_table.mc_reg_table_entry[i],
4701 mc_reg_table_data, pi->mc_reg_table.last,
4702 pi->mc_reg_table.valid_flag);
4705 static void ci_convert_mc_reg_table_to_smc(struct radeon_device *rdev,
4706 SMU7_Discrete_MCRegisters *mc_reg_table)
4708 struct ci_power_info *pi = ci_get_pi(rdev);
4711 for (i = 0; i < pi->dpm_table.mclk_table.count; i++)
4712 ci_convert_mc_reg_table_entry_to_smc(rdev,
4713 pi->dpm_table.mclk_table.dpm_levels[i].value,
4714 &mc_reg_table->data[i]);
4717 static int ci_populate_initial_mc_reg_table(struct radeon_device *rdev)
4719 struct ci_power_info *pi = ci_get_pi(rdev);
4722 memset(&pi->smc_mc_reg_table, 0, sizeof(SMU7_Discrete_MCRegisters));
4724 ret = ci_populate_mc_reg_addresses(rdev, &pi->smc_mc_reg_table);
4727 ci_convert_mc_reg_table_to_smc(rdev, &pi->smc_mc_reg_table);
4729 return ci_copy_bytes_to_smc(rdev,
4730 pi->mc_reg_table_start,
4731 (u8 *)&pi->smc_mc_reg_table,
4732 sizeof(SMU7_Discrete_MCRegisters),
4736 static int ci_update_and_upload_mc_reg_table(struct radeon_device *rdev)
4738 struct ci_power_info *pi = ci_get_pi(rdev);
4740 if (!(pi->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_MCLK))
4743 memset(&pi->smc_mc_reg_table, 0, sizeof(SMU7_Discrete_MCRegisters));
4745 ci_convert_mc_reg_table_to_smc(rdev, &pi->smc_mc_reg_table);
4747 return ci_copy_bytes_to_smc(rdev,
4748 pi->mc_reg_table_start +
4749 offsetof(SMU7_Discrete_MCRegisters, data[0]),
4750 (u8 *)&pi->smc_mc_reg_table.data[0],
4751 sizeof(SMU7_Discrete_MCRegisterSet) *
4752 pi->dpm_table.mclk_table.count,
4756 static void ci_enable_voltage_control(struct radeon_device *rdev)
4758 u32 tmp = RREG32_SMC(GENERAL_PWRMGT);
4760 tmp |= VOLT_PWRMGT_EN;
4761 WREG32_SMC(GENERAL_PWRMGT, tmp);
4764 static enum radeon_pcie_gen ci_get_maximum_link_speed(struct radeon_device *rdev,
4765 struct radeon_ps *radeon_state)
4767 struct ci_ps *state = ci_get_ps(radeon_state);
4769 u16 pcie_speed, max_speed = 0;
4771 for (i = 0; i < state->performance_level_count; i++) {
4772 pcie_speed = state->performance_levels[i].pcie_gen;
4773 if (max_speed < pcie_speed)
4774 max_speed = pcie_speed;
4780 static u16 ci_get_current_pcie_speed(struct radeon_device *rdev)
4784 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL) & LC_CURRENT_DATA_RATE_MASK;
4785 speed_cntl >>= LC_CURRENT_DATA_RATE_SHIFT;
4787 return (u16)speed_cntl;
4790 static int ci_get_current_pcie_lane_number(struct radeon_device *rdev)
4794 link_width = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL) & LC_LINK_WIDTH_RD_MASK;
4795 link_width >>= LC_LINK_WIDTH_RD_SHIFT;
4797 switch (link_width) {
4798 case RADEON_PCIE_LC_LINK_WIDTH_X1:
4800 case RADEON_PCIE_LC_LINK_WIDTH_X2:
4802 case RADEON_PCIE_LC_LINK_WIDTH_X4:
4804 case RADEON_PCIE_LC_LINK_WIDTH_X8:
4806 case RADEON_PCIE_LC_LINK_WIDTH_X12:
4807 /* not actually supported */
4809 case RADEON_PCIE_LC_LINK_WIDTH_X0:
4810 case RADEON_PCIE_LC_LINK_WIDTH_X16:
4816 static void ci_request_link_speed_change_before_state_change(struct radeon_device *rdev,
4817 struct radeon_ps *radeon_new_state,
4818 struct radeon_ps *radeon_current_state)
4820 struct ci_power_info *pi = ci_get_pi(rdev);
4821 enum radeon_pcie_gen target_link_speed =
4822 ci_get_maximum_link_speed(rdev, radeon_new_state);
4823 enum radeon_pcie_gen current_link_speed;
4825 if (pi->force_pcie_gen == RADEON_PCIE_GEN_INVALID)
4826 current_link_speed = ci_get_maximum_link_speed(rdev, radeon_current_state);
4828 current_link_speed = pi->force_pcie_gen;
4830 pi->force_pcie_gen = RADEON_PCIE_GEN_INVALID;
4831 pi->pspp_notify_required = false;
4832 if (target_link_speed > current_link_speed) {
4833 switch (target_link_speed) {
4835 case RADEON_PCIE_GEN3:
4836 if (radeon_acpi_pcie_performance_request(rdev, PCIE_PERF_REQ_PECI_GEN3, false) == 0)
4838 pi->force_pcie_gen = RADEON_PCIE_GEN2;
4839 if (current_link_speed == RADEON_PCIE_GEN2)
4841 case RADEON_PCIE_GEN2:
4842 if (radeon_acpi_pcie_performance_request(rdev, PCIE_PERF_REQ_PECI_GEN2, false) == 0)
4846 pi->force_pcie_gen = ci_get_current_pcie_speed(rdev);
4850 if (target_link_speed < current_link_speed)
4851 pi->pspp_notify_required = true;
4855 static void ci_notify_link_speed_change_after_state_change(struct radeon_device *rdev,
4856 struct radeon_ps *radeon_new_state,
4857 struct radeon_ps *radeon_current_state)
4859 struct ci_power_info *pi = ci_get_pi(rdev);
4860 enum radeon_pcie_gen target_link_speed =
4861 ci_get_maximum_link_speed(rdev, radeon_new_state);
4864 if (pi->pspp_notify_required) {
4865 if (target_link_speed == RADEON_PCIE_GEN3)
4866 request = PCIE_PERF_REQ_PECI_GEN3;
4867 else if (target_link_speed == RADEON_PCIE_GEN2)
4868 request = PCIE_PERF_REQ_PECI_GEN2;
4870 request = PCIE_PERF_REQ_PECI_GEN1;
4872 if ((request == PCIE_PERF_REQ_PECI_GEN1) &&
4873 (ci_get_current_pcie_speed(rdev) > 0))
4877 radeon_acpi_pcie_performance_request(rdev, request, false);
4882 static int ci_set_private_data_variables_based_on_pptable(struct radeon_device *rdev)
4884 struct ci_power_info *pi = ci_get_pi(rdev);
4885 struct radeon_clock_voltage_dependency_table *allowed_sclk_vddc_table =
4886 &rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk;
4887 struct radeon_clock_voltage_dependency_table *allowed_mclk_vddc_table =
4888 &rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk;
4889 struct radeon_clock_voltage_dependency_table *allowed_mclk_vddci_table =
4890 &rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk;
4892 if (allowed_sclk_vddc_table == NULL)
4894 if (allowed_sclk_vddc_table->count < 1)
4896 if (allowed_mclk_vddc_table == NULL)
4898 if (allowed_mclk_vddc_table->count < 1)
4900 if (allowed_mclk_vddci_table == NULL)
4902 if (allowed_mclk_vddci_table->count < 1)
4905 pi->min_vddc_in_pp_table = allowed_sclk_vddc_table->entries[0].v;
4906 pi->max_vddc_in_pp_table =
4907 allowed_sclk_vddc_table->entries[allowed_sclk_vddc_table->count - 1].v;
4909 pi->min_vddci_in_pp_table = allowed_mclk_vddci_table->entries[0].v;
4910 pi->max_vddci_in_pp_table =
4911 allowed_mclk_vddci_table->entries[allowed_mclk_vddci_table->count - 1].v;
4913 rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac.sclk =
4914 allowed_sclk_vddc_table->entries[allowed_sclk_vddc_table->count - 1].clk;
4915 rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac.mclk =
4916 allowed_mclk_vddc_table->entries[allowed_sclk_vddc_table->count - 1].clk;
4917 rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac.vddc =
4918 allowed_sclk_vddc_table->entries[allowed_sclk_vddc_table->count - 1].v;
4919 rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac.vddci =
4920 allowed_mclk_vddci_table->entries[allowed_mclk_vddci_table->count - 1].v;
4925 static void ci_patch_with_vddc_leakage(struct radeon_device *rdev, u16 *vddc)
4927 struct ci_power_info *pi = ci_get_pi(rdev);
4928 struct ci_leakage_voltage *leakage_table = &pi->vddc_leakage;
4931 for (leakage_index = 0; leakage_index < leakage_table->count; leakage_index++) {
4932 if (leakage_table->leakage_id[leakage_index] == *vddc) {
4933 *vddc = leakage_table->actual_voltage[leakage_index];
4939 static void ci_patch_with_vddci_leakage(struct radeon_device *rdev, u16 *vddci)
4941 struct ci_power_info *pi = ci_get_pi(rdev);
4942 struct ci_leakage_voltage *leakage_table = &pi->vddci_leakage;
4945 for (leakage_index = 0; leakage_index < leakage_table->count; leakage_index++) {
4946 if (leakage_table->leakage_id[leakage_index] == *vddci) {
4947 *vddci = leakage_table->actual_voltage[leakage_index];
4953 static void ci_patch_clock_voltage_dependency_table_with_vddc_leakage(struct radeon_device *rdev,
4954 struct radeon_clock_voltage_dependency_table *table)
4959 for (i = 0; i < table->count; i++)
4960 ci_patch_with_vddc_leakage(rdev, &table->entries[i].v);
4964 static void ci_patch_clock_voltage_dependency_table_with_vddci_leakage(struct radeon_device *rdev,
4965 struct radeon_clock_voltage_dependency_table *table)
4970 for (i = 0; i < table->count; i++)
4971 ci_patch_with_vddci_leakage(rdev, &table->entries[i].v);
4975 static void ci_patch_vce_clock_voltage_dependency_table_with_vddc_leakage(struct radeon_device *rdev,
4976 struct radeon_vce_clock_voltage_dependency_table *table)
4981 for (i = 0; i < table->count; i++)
4982 ci_patch_with_vddc_leakage(rdev, &table->entries[i].v);
4986 static void ci_patch_uvd_clock_voltage_dependency_table_with_vddc_leakage(struct radeon_device *rdev,
4987 struct radeon_uvd_clock_voltage_dependency_table *table)
4992 for (i = 0; i < table->count; i++)
4993 ci_patch_with_vddc_leakage(rdev, &table->entries[i].v);
4997 static void ci_patch_vddc_phase_shed_limit_table_with_vddc_leakage(struct radeon_device *rdev,
4998 struct radeon_phase_shedding_limits_table *table)
5003 for (i = 0; i < table->count; i++)
5004 ci_patch_with_vddc_leakage(rdev, &table->entries[i].voltage);
5008 static void ci_patch_clock_voltage_limits_with_vddc_leakage(struct radeon_device *rdev,
5009 struct radeon_clock_and_voltage_limits *table)
5012 ci_patch_with_vddc_leakage(rdev, (u16 *)&table->vddc);
5013 ci_patch_with_vddci_leakage(rdev, (u16 *)&table->vddci);
5017 static void ci_patch_cac_leakage_table_with_vddc_leakage(struct radeon_device *rdev,
5018 struct radeon_cac_leakage_table *table)
5023 for (i = 0; i < table->count; i++)
5024 ci_patch_with_vddc_leakage(rdev, &table->entries[i].vddc);
5028 static void ci_patch_dependency_tables_with_leakage(struct radeon_device *rdev)
5031 ci_patch_clock_voltage_dependency_table_with_vddc_leakage(rdev,
5032 &rdev->pm.dpm.dyn_state.vddc_dependency_on_sclk);
5033 ci_patch_clock_voltage_dependency_table_with_vddc_leakage(rdev,
5034 &rdev->pm.dpm.dyn_state.vddc_dependency_on_mclk);
5035 ci_patch_clock_voltage_dependency_table_with_vddc_leakage(rdev,
5036 &rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk);
5037 ci_patch_clock_voltage_dependency_table_with_vddci_leakage(rdev,
5038 &rdev->pm.dpm.dyn_state.vddci_dependency_on_mclk);
5039 ci_patch_vce_clock_voltage_dependency_table_with_vddc_leakage(rdev,
5040 &rdev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table);
5041 ci_patch_uvd_clock_voltage_dependency_table_with_vddc_leakage(rdev,
5042 &rdev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table);
5043 ci_patch_clock_voltage_dependency_table_with_vddc_leakage(rdev,
5044 &rdev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table);
5045 ci_patch_clock_voltage_dependency_table_with_vddc_leakage(rdev,
5046 &rdev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table);
5047 ci_patch_vddc_phase_shed_limit_table_with_vddc_leakage(rdev,
5048 &rdev->pm.dpm.dyn_state.phase_shedding_limits_table);
5049 ci_patch_clock_voltage_limits_with_vddc_leakage(rdev,
5050 &rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac);
5051 ci_patch_clock_voltage_limits_with_vddc_leakage(rdev,
5052 &rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc);
5053 ci_patch_cac_leakage_table_with_vddc_leakage(rdev,
5054 &rdev->pm.dpm.dyn_state.cac_leakage_table);
5058 static void ci_get_memory_type(struct radeon_device *rdev)
5060 struct ci_power_info *pi = ci_get_pi(rdev);
5063 tmp = RREG32(MC_SEQ_MISC0);
5065 if (((tmp & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GDDR5_SHIFT) ==
5066 MC_SEQ_MISC0_GDDR5_VALUE)
5067 pi->mem_gddr5 = true;
5069 pi->mem_gddr5 = false;
5073 static void ci_update_current_ps(struct radeon_device *rdev,
5074 struct radeon_ps *rps)
5076 struct ci_ps *new_ps = ci_get_ps(rps);
5077 struct ci_power_info *pi = ci_get_pi(rdev);
5079 pi->current_rps = *rps;
5080 pi->current_ps = *new_ps;
5081 pi->current_rps.ps_priv = &pi->current_ps;
5084 static void ci_update_requested_ps(struct radeon_device *rdev,
5085 struct radeon_ps *rps)
5087 struct ci_ps *new_ps = ci_get_ps(rps);
5088 struct ci_power_info *pi = ci_get_pi(rdev);
5090 pi->requested_rps = *rps;
5091 pi->requested_ps = *new_ps;
5092 pi->requested_rps.ps_priv = &pi->requested_ps;
5095 int ci_dpm_pre_set_power_state(struct radeon_device *rdev)
5097 struct ci_power_info *pi = ci_get_pi(rdev);
5098 struct radeon_ps requested_ps = *rdev->pm.dpm.requested_ps;
5099 struct radeon_ps *new_ps = &requested_ps;
5101 ci_update_requested_ps(rdev, new_ps);
5103 ci_apply_state_adjust_rules(rdev, &pi->requested_rps);
5108 void ci_dpm_post_set_power_state(struct radeon_device *rdev)
5110 struct ci_power_info *pi = ci_get_pi(rdev);
5111 struct radeon_ps *new_ps = &pi->requested_rps;
5113 ci_update_current_ps(rdev, new_ps);
5117 void ci_dpm_setup_asic(struct radeon_device *rdev)
5121 r = ci_mc_load_microcode(rdev);
5123 DRM_ERROR("Failed to load MC firmware!\n");
5124 ci_read_clock_registers(rdev);
5125 ci_get_memory_type(rdev);
5126 ci_enable_acpi_power_management(rdev);
5127 ci_init_sclk_t(rdev);
5130 int ci_dpm_enable(struct radeon_device *rdev)
5132 struct ci_power_info *pi = ci_get_pi(rdev);
5133 struct radeon_ps *boot_ps = rdev->pm.dpm.boot_ps;
5136 if (ci_is_smc_running(rdev))
5138 if (pi->voltage_control != CISLANDS_VOLTAGE_CONTROL_NONE) {
5139 ci_enable_voltage_control(rdev);
5140 ret = ci_construct_voltage_tables(rdev);
5142 DRM_ERROR("ci_construct_voltage_tables failed\n");
5146 if (pi->caps_dynamic_ac_timing) {
5147 ret = ci_initialize_mc_reg_table(rdev);
5149 pi->caps_dynamic_ac_timing = false;
5152 ci_enable_spread_spectrum(rdev, true);
5153 if (pi->thermal_protection)
5154 ci_enable_thermal_protection(rdev, true);
5155 ci_program_sstp(rdev);
5156 ci_enable_display_gap(rdev);
5157 ci_program_vc(rdev);
5158 ret = ci_upload_firmware(rdev);
5160 DRM_ERROR("ci_upload_firmware failed\n");
5163 ret = ci_process_firmware_header(rdev);
5165 DRM_ERROR("ci_process_firmware_header failed\n");
5168 ret = ci_initial_switch_from_arb_f0_to_f1(rdev);
5170 DRM_ERROR("ci_initial_switch_from_arb_f0_to_f1 failed\n");
5173 ret = ci_init_smc_table(rdev);
5175 DRM_ERROR("ci_init_smc_table failed\n");
5178 ret = ci_init_arb_table_index(rdev);
5180 DRM_ERROR("ci_init_arb_table_index failed\n");
5183 if (pi->caps_dynamic_ac_timing) {
5184 ret = ci_populate_initial_mc_reg_table(rdev);
5186 DRM_ERROR("ci_populate_initial_mc_reg_table failed\n");
5190 ret = ci_populate_pm_base(rdev);
5192 DRM_ERROR("ci_populate_pm_base failed\n");
5195 ci_dpm_start_smc(rdev);
5196 ci_enable_vr_hot_gpio_interrupt(rdev);
5197 ret = ci_notify_smc_display_change(rdev, false);
5199 DRM_ERROR("ci_notify_smc_display_change failed\n");
5202 ci_enable_sclk_control(rdev, true);
5203 ret = ci_enable_ulv(rdev, true);
5205 DRM_ERROR("ci_enable_ulv failed\n");
5208 ret = ci_enable_ds_master_switch(rdev, true);
5210 DRM_ERROR("ci_enable_ds_master_switch failed\n");
5213 ret = ci_start_dpm(rdev);
5215 DRM_ERROR("ci_start_dpm failed\n");
5218 ret = ci_enable_didt(rdev, true);
5220 DRM_ERROR("ci_enable_didt failed\n");
5223 ret = ci_enable_smc_cac(rdev, true);
5225 DRM_ERROR("ci_enable_smc_cac failed\n");
5228 ret = ci_enable_power_containment(rdev, true);
5230 DRM_ERROR("ci_enable_power_containment failed\n");
5234 ret = ci_power_control_set_level(rdev);
5236 DRM_ERROR("ci_power_control_set_level failed\n");
5240 ci_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, true);
5242 ret = ci_enable_thermal_based_sclk_dpm(rdev, true);
5244 DRM_ERROR("ci_enable_thermal_based_sclk_dpm failed\n");
5248 ci_thermal_start_thermal_controller(rdev);
5250 ci_update_current_ps(rdev, boot_ps);
5255 static int ci_set_temperature_range(struct radeon_device *rdev)
5259 ret = ci_thermal_enable_alert(rdev, false);
5262 ret = ci_thermal_set_temperature_range(rdev, R600_TEMP_RANGE_MIN, R600_TEMP_RANGE_MAX);
5265 ret = ci_thermal_enable_alert(rdev, true);
5272 int ci_dpm_late_enable(struct radeon_device *rdev)
5276 ret = ci_set_temperature_range(rdev);
5280 ci_dpm_powergate_uvd(rdev, true);
5285 void ci_dpm_disable(struct radeon_device *rdev)
5287 struct ci_power_info *pi = ci_get_pi(rdev);
5288 struct radeon_ps *boot_ps = rdev->pm.dpm.boot_ps;
5290 ci_dpm_powergate_uvd(rdev, false);
5292 if (!ci_is_smc_running(rdev))
5295 ci_thermal_stop_thermal_controller(rdev);
5297 if (pi->thermal_protection)
5298 ci_enable_thermal_protection(rdev, false);
5299 ci_enable_power_containment(rdev, false);
5300 ci_enable_smc_cac(rdev, false);
5301 ci_enable_didt(rdev, false);
5302 ci_enable_spread_spectrum(rdev, false);
5303 ci_enable_auto_throttle_source(rdev, RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL, false);
5305 ci_enable_ds_master_switch(rdev, false);
5306 ci_enable_ulv(rdev, false);
5308 ci_reset_to_default(rdev);
5309 ci_dpm_stop_smc(rdev);
5310 ci_force_switch_to_arb_f0(rdev);
5311 ci_enable_thermal_based_sclk_dpm(rdev, false);
5313 ci_update_current_ps(rdev, boot_ps);
5316 int ci_dpm_set_power_state(struct radeon_device *rdev)
5318 struct ci_power_info *pi = ci_get_pi(rdev);
5319 struct radeon_ps *new_ps = &pi->requested_rps;
5320 struct radeon_ps *old_ps = &pi->current_rps;
5323 ci_find_dpm_states_clocks_in_dpm_table(rdev, new_ps);
5324 if (pi->pcie_performance_request)
5325 ci_request_link_speed_change_before_state_change(rdev, new_ps, old_ps);
5326 ret = ci_freeze_sclk_mclk_dpm(rdev);
5328 DRM_ERROR("ci_freeze_sclk_mclk_dpm failed\n");
5331 ret = ci_populate_and_upload_sclk_mclk_dpm_levels(rdev, new_ps);
5333 DRM_ERROR("ci_populate_and_upload_sclk_mclk_dpm_levels failed\n");
5336 ret = ci_generate_dpm_level_enable_mask(rdev, new_ps);
5338 DRM_ERROR("ci_generate_dpm_level_enable_mask failed\n");
5342 ret = ci_update_vce_dpm(rdev, new_ps, old_ps);
5344 DRM_ERROR("ci_update_vce_dpm failed\n");
5348 ret = ci_update_sclk_t(rdev);
5350 DRM_ERROR("ci_update_sclk_t failed\n");
5353 if (pi->caps_dynamic_ac_timing) {
5354 ret = ci_update_and_upload_mc_reg_table(rdev);
5356 DRM_ERROR("ci_update_and_upload_mc_reg_table failed\n");
5360 ret = ci_program_memory_timing_parameters(rdev);
5362 DRM_ERROR("ci_program_memory_timing_parameters failed\n");
5365 ret = ci_unfreeze_sclk_mclk_dpm(rdev);
5367 DRM_ERROR("ci_unfreeze_sclk_mclk_dpm failed\n");
5370 ret = ci_upload_dpm_level_enable_mask(rdev);
5372 DRM_ERROR("ci_upload_dpm_level_enable_mask failed\n");
5375 if (pi->pcie_performance_request)
5376 ci_notify_link_speed_change_after_state_change(rdev, new_ps, old_ps);
5382 void ci_dpm_reset_asic(struct radeon_device *rdev)
5384 ci_set_boot_state(rdev);
5388 void ci_dpm_display_configuration_changed(struct radeon_device *rdev)
5390 ci_program_display_gap(rdev);
5394 struct _ATOM_POWERPLAY_INFO info;
5395 struct _ATOM_POWERPLAY_INFO_V2 info_2;
5396 struct _ATOM_POWERPLAY_INFO_V3 info_3;
5397 struct _ATOM_PPLIB_POWERPLAYTABLE pplib;
5398 struct _ATOM_PPLIB_POWERPLAYTABLE2 pplib2;
5399 struct _ATOM_PPLIB_POWERPLAYTABLE3 pplib3;
5402 union pplib_clock_info {
5403 struct _ATOM_PPLIB_R600_CLOCK_INFO r600;
5404 struct _ATOM_PPLIB_RS780_CLOCK_INFO rs780;
5405 struct _ATOM_PPLIB_EVERGREEN_CLOCK_INFO evergreen;
5406 struct _ATOM_PPLIB_SUMO_CLOCK_INFO sumo;
5407 struct _ATOM_PPLIB_SI_CLOCK_INFO si;
5408 struct _ATOM_PPLIB_CI_CLOCK_INFO ci;
5411 union pplib_power_state {
5412 struct _ATOM_PPLIB_STATE v1;
5413 struct _ATOM_PPLIB_STATE_V2 v2;
5416 static void ci_parse_pplib_non_clock_info(struct radeon_device *rdev,
5417 struct radeon_ps *rps,
5418 struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info,
5421 rps->caps = le32_to_cpu(non_clock_info->ulCapsAndSettings);
5422 rps->class = le16_to_cpu(non_clock_info->usClassification);
5423 rps->class2 = le16_to_cpu(non_clock_info->usClassification2);
5425 if (ATOM_PPLIB_NONCLOCKINFO_VER1 < table_rev) {
5426 rps->vclk = le32_to_cpu(non_clock_info->ulVCLK);
5427 rps->dclk = le32_to_cpu(non_clock_info->ulDCLK);
5433 if (rps->class & ATOM_PPLIB_CLASSIFICATION_BOOT)
5434 rdev->pm.dpm.boot_ps = rps;
5435 if (rps->class & ATOM_PPLIB_CLASSIFICATION_UVDSTATE)
5436 rdev->pm.dpm.uvd_ps = rps;
5439 static void ci_parse_pplib_clock_info(struct radeon_device *rdev,
5440 struct radeon_ps *rps, int index,
5441 union pplib_clock_info *clock_info)
5443 struct ci_power_info *pi = ci_get_pi(rdev);
5444 struct ci_ps *ps = ci_get_ps(rps);
5445 struct ci_pl *pl = &ps->performance_levels[index];
5447 ps->performance_level_count = index + 1;
5449 pl->sclk = le16_to_cpu(clock_info->ci.usEngineClockLow);
5450 pl->sclk |= clock_info->ci.ucEngineClockHigh << 16;
5451 pl->mclk = le16_to_cpu(clock_info->ci.usMemoryClockLow);
5452 pl->mclk |= clock_info->ci.ucMemoryClockHigh << 16;
5454 pl->pcie_gen = r600_get_pcie_gen_support(rdev,
5456 pi->vbios_boot_state.pcie_gen_bootup_value,
5457 clock_info->ci.ucPCIEGen);
5458 pl->pcie_lane = r600_get_pcie_lane_support(rdev,
5459 pi->vbios_boot_state.pcie_lane_bootup_value,
5460 le16_to_cpu(clock_info->ci.usPCIELane));
5462 if (rps->class & ATOM_PPLIB_CLASSIFICATION_ACPI) {
5463 pi->acpi_pcie_gen = pl->pcie_gen;
5466 if (rps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) {
5467 pi->ulv.supported = true;
5469 pi->ulv.cg_ulv_parameter = CISLANDS_CGULVPARAMETER_DFLT;
5472 /* patch up boot state */
5473 if (rps->class & ATOM_PPLIB_CLASSIFICATION_BOOT) {
5474 pl->mclk = pi->vbios_boot_state.mclk_bootup_value;
5475 pl->sclk = pi->vbios_boot_state.sclk_bootup_value;
5476 pl->pcie_gen = pi->vbios_boot_state.pcie_gen_bootup_value;
5477 pl->pcie_lane = pi->vbios_boot_state.pcie_lane_bootup_value;
5480 switch (rps->class & ATOM_PPLIB_CLASSIFICATION_UI_MASK) {
5481 case ATOM_PPLIB_CLASSIFICATION_UI_BATTERY:
5482 pi->use_pcie_powersaving_levels = true;
5483 if (pi->pcie_gen_powersaving.max < pl->pcie_gen)
5484 pi->pcie_gen_powersaving.max = pl->pcie_gen;
5485 if (pi->pcie_gen_powersaving.min > pl->pcie_gen)
5486 pi->pcie_gen_powersaving.min = pl->pcie_gen;
5487 if (pi->pcie_lane_powersaving.max < pl->pcie_lane)
5488 pi->pcie_lane_powersaving.max = pl->pcie_lane;
5489 if (pi->pcie_lane_powersaving.min > pl->pcie_lane)
5490 pi->pcie_lane_powersaving.min = pl->pcie_lane;
5492 case ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE:
5493 pi->use_pcie_performance_levels = true;
5494 if (pi->pcie_gen_performance.max < pl->pcie_gen)
5495 pi->pcie_gen_performance.max = pl->pcie_gen;
5496 if (pi->pcie_gen_performance.min > pl->pcie_gen)
5497 pi->pcie_gen_performance.min = pl->pcie_gen;
5498 if (pi->pcie_lane_performance.max < pl->pcie_lane)
5499 pi->pcie_lane_performance.max = pl->pcie_lane;
5500 if (pi->pcie_lane_performance.min > pl->pcie_lane)
5501 pi->pcie_lane_performance.min = pl->pcie_lane;
5508 static int ci_parse_power_table(struct radeon_device *rdev)
5510 struct radeon_mode_info *mode_info = &rdev->mode_info;
5511 struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info;
5512 union pplib_power_state *power_state;
5513 int i, j, k, non_clock_array_index, clock_array_index;
5514 union pplib_clock_info *clock_info;
5515 struct _StateArray *state_array;
5516 struct _ClockInfoArray *clock_info_array;
5517 struct _NonClockInfoArray *non_clock_info_array;
5518 union power_info *power_info;
5519 int index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);
5522 u8 *power_state_offset;
5525 if (!atom_parse_data_header(mode_info->atom_context, index, NULL,
5526 &frev, &crev, &data_offset))
5528 power_info = (union power_info *)(mode_info->atom_context->bios + data_offset);
5530 state_array = (struct _StateArray *)
5531 (mode_info->atom_context->bios + data_offset +
5532 le16_to_cpu(power_info->pplib.usStateArrayOffset));
5533 clock_info_array = (struct _ClockInfoArray *)
5534 (mode_info->atom_context->bios + data_offset +
5535 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset));
5536 non_clock_info_array = (struct _NonClockInfoArray *)
5537 (mode_info->atom_context->bios + data_offset +
5538 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset));
5540 rdev->pm.dpm.ps = kzalloc(sizeof(struct radeon_ps) *
5541 state_array->ucNumEntries, GFP_KERNEL);
5542 if (!rdev->pm.dpm.ps)
5544 power_state_offset = (u8 *)state_array->states;
5545 for (i = 0; i < state_array->ucNumEntries; i++) {
5547 power_state = (union pplib_power_state *)power_state_offset;
5548 non_clock_array_index = power_state->v2.nonClockInfoIndex;
5549 non_clock_info = (struct _ATOM_PPLIB_NONCLOCK_INFO *)
5550 &non_clock_info_array->nonClockInfo[non_clock_array_index];
5551 if (!rdev->pm.power_state[i].clock_info)
5553 ps = kzalloc(sizeof(struct ci_ps), GFP_KERNEL);
5555 kfree(rdev->pm.dpm.ps);
5558 rdev->pm.dpm.ps[i].ps_priv = ps;
5559 ci_parse_pplib_non_clock_info(rdev, &rdev->pm.dpm.ps[i],
5561 non_clock_info_array->ucEntrySize);
5563 idx = (u8 *)&power_state->v2.clockInfoIndex[0];
5564 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
5565 clock_array_index = idx[j];
5566 if (clock_array_index >= clock_info_array->ucNumEntries)
5568 if (k >= CISLANDS_MAX_HARDWARE_POWERLEVELS)
5570 clock_info = (union pplib_clock_info *)
5571 ((u8 *)&clock_info_array->clockInfo[0] +
5572 (clock_array_index * clock_info_array->ucEntrySize));
5573 ci_parse_pplib_clock_info(rdev,
5574 &rdev->pm.dpm.ps[i], k,
5578 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
5580 rdev->pm.dpm.num_ps = state_array->ucNumEntries;
5582 /* fill in the vce power states */
5583 for (i = 0; i < RADEON_MAX_VCE_LEVELS; i++) {
5585 clock_array_index = rdev->pm.dpm.vce_states[i].clk_idx;
5586 clock_info = (union pplib_clock_info *)
5587 &clock_info_array->clockInfo[clock_array_index * clock_info_array->ucEntrySize];
5588 sclk = le16_to_cpu(clock_info->ci.usEngineClockLow);
5589 sclk |= clock_info->ci.ucEngineClockHigh << 16;
5590 mclk = le16_to_cpu(clock_info->ci.usMemoryClockLow);
5591 mclk |= clock_info->ci.ucMemoryClockHigh << 16;
5592 rdev->pm.dpm.vce_states[i].sclk = sclk;
5593 rdev->pm.dpm.vce_states[i].mclk = mclk;
5599 static int ci_get_vbios_boot_values(struct radeon_device *rdev,
5600 struct ci_vbios_boot_state *boot_state)
5602 struct radeon_mode_info *mode_info = &rdev->mode_info;
5603 int index = GetIndexIntoMasterTable(DATA, FirmwareInfo);
5604 ATOM_FIRMWARE_INFO_V2_2 *firmware_info;
5608 if (atom_parse_data_header(mode_info->atom_context, index, NULL,
5609 &frev, &crev, &data_offset)) {
5611 (ATOM_FIRMWARE_INFO_V2_2 *)(mode_info->atom_context->bios +
5613 boot_state->mvdd_bootup_value = le16_to_cpu(firmware_info->usBootUpMVDDCVoltage);
5614 boot_state->vddc_bootup_value = le16_to_cpu(firmware_info->usBootUpVDDCVoltage);
5615 boot_state->vddci_bootup_value = le16_to_cpu(firmware_info->usBootUpVDDCIVoltage);
5616 boot_state->pcie_gen_bootup_value = ci_get_current_pcie_speed(rdev);
5617 boot_state->pcie_lane_bootup_value = ci_get_current_pcie_lane_number(rdev);
5618 boot_state->sclk_bootup_value = le32_to_cpu(firmware_info->ulDefaultEngineClock);
5619 boot_state->mclk_bootup_value = le32_to_cpu(firmware_info->ulDefaultMemoryClock);
5626 void ci_dpm_fini(struct radeon_device *rdev)
5630 for (i = 0; i < rdev->pm.dpm.num_ps; i++) {
5631 kfree(rdev->pm.dpm.ps[i].ps_priv);
5633 kfree(rdev->pm.dpm.ps);
5634 kfree(rdev->pm.dpm.priv);
5635 kfree(rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries);
5636 r600_free_extended_power_table(rdev);
5639 int ci_dpm_init(struct radeon_device *rdev)
5641 int index = GetIndexIntoMasterTable(DATA, ASIC_InternalSS_Info);
5642 SMU7_Discrete_DpmTable *dpm_table;
5643 struct radeon_gpio_rec gpio;
5644 u16 data_offset, size;
5646 struct ci_power_info *pi;
5650 pi = kzalloc(sizeof(struct ci_power_info), GFP_KERNEL);
5653 rdev->pm.dpm.priv = pi;
5655 ret = drm_pcie_get_speed_cap_mask(rdev->ddev, &mask);
5657 pi->sys_pcie_mask = 0;
5659 pi->sys_pcie_mask = mask;
5660 pi->force_pcie_gen = RADEON_PCIE_GEN_INVALID;
5662 pi->pcie_gen_performance.max = RADEON_PCIE_GEN1;
5663 pi->pcie_gen_performance.min = RADEON_PCIE_GEN3;
5664 pi->pcie_gen_powersaving.max = RADEON_PCIE_GEN1;
5665 pi->pcie_gen_powersaving.min = RADEON_PCIE_GEN3;
5667 pi->pcie_lane_performance.max = 0;
5668 pi->pcie_lane_performance.min = 16;
5669 pi->pcie_lane_powersaving.max = 0;
5670 pi->pcie_lane_powersaving.min = 16;
5672 ret = ci_get_vbios_boot_values(rdev, &pi->vbios_boot_state);
5678 ret = r600_get_platform_caps(rdev);
5684 ret = r600_parse_extended_power_table(rdev);
5690 ret = ci_parse_power_table(rdev);
5696 pi->dll_default_on = false;
5697 pi->sram_end = SMC_RAM_END;
5699 pi->activity_target[0] = CISLAND_TARGETACTIVITY_DFLT;
5700 pi->activity_target[1] = CISLAND_TARGETACTIVITY_DFLT;
5701 pi->activity_target[2] = CISLAND_TARGETACTIVITY_DFLT;
5702 pi->activity_target[3] = CISLAND_TARGETACTIVITY_DFLT;
5703 pi->activity_target[4] = CISLAND_TARGETACTIVITY_DFLT;
5704 pi->activity_target[5] = CISLAND_TARGETACTIVITY_DFLT;
5705 pi->activity_target[6] = CISLAND_TARGETACTIVITY_DFLT;
5706 pi->activity_target[7] = CISLAND_TARGETACTIVITY_DFLT;
5708 pi->mclk_activity_target = CISLAND_MCLK_TARGETACTIVITY_DFLT;
5710 pi->sclk_dpm_key_disabled = 0;
5711 pi->mclk_dpm_key_disabled = 0;
5712 pi->pcie_dpm_key_disabled = 0;
5713 pi->thermal_sclk_dpm_enabled = 0;
5715 /* mclk dpm is unstable on some R7 260X cards with the old mc ucode */
5716 if ((rdev->pdev->device == 0x6658) &&
5717 (rdev->mc_fw->size == (BONAIRE_MC_UCODE_SIZE * 4))) {
5718 pi->mclk_dpm_key_disabled = 1;
5721 pi->caps_sclk_ds = true;
5723 pi->mclk_strobe_mode_threshold = 40000;
5724 pi->mclk_stutter_mode_threshold = 40000;
5725 pi->mclk_edc_enable_threshold = 40000;
5726 pi->mclk_edc_wr_enable_threshold = 40000;
5728 ci_initialize_powertune_defaults(rdev);
5730 pi->caps_fps = false;
5732 pi->caps_sclk_throttle_low_notification = false;
5734 pi->caps_uvd_dpm = true;
5735 pi->caps_vce_dpm = true;
5737 ci_get_leakage_voltages(rdev);
5738 ci_patch_dependency_tables_with_leakage(rdev);
5739 ci_set_private_data_variables_based_on_pptable(rdev);
5741 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries =
5742 kzalloc(4 * sizeof(struct radeon_clock_voltage_dependency_entry), GFP_KERNEL);
5743 if (!rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries) {
5747 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.count = 4;
5748 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].clk = 0;
5749 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].v = 0;
5750 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].clk = 36000;
5751 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].v = 720;
5752 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].clk = 54000;
5753 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].v = 810;
5754 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].clk = 72000;
5755 rdev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].v = 900;
5757 rdev->pm.dpm.dyn_state.mclk_sclk_ratio = 4;
5758 rdev->pm.dpm.dyn_state.sclk_mclk_delta = 15000;
5759 rdev->pm.dpm.dyn_state.vddc_vddci_delta = 200;
5761 rdev->pm.dpm.dyn_state.valid_sclk_values.count = 0;
5762 rdev->pm.dpm.dyn_state.valid_sclk_values.values = NULL;
5763 rdev->pm.dpm.dyn_state.valid_mclk_values.count = 0;
5764 rdev->pm.dpm.dyn_state.valid_mclk_values.values = NULL;
5766 if (rdev->family == CHIP_HAWAII) {
5767 pi->thermal_temp_setting.temperature_low = 94500;
5768 pi->thermal_temp_setting.temperature_high = 95000;
5769 pi->thermal_temp_setting.temperature_shutdown = 104000;
5771 pi->thermal_temp_setting.temperature_low = 99500;
5772 pi->thermal_temp_setting.temperature_high = 100000;
5773 pi->thermal_temp_setting.temperature_shutdown = 104000;
5776 pi->uvd_enabled = false;
5778 dpm_table = &pi->smc_state_table;
5780 gpio = radeon_atombios_lookup_gpio(rdev, VDDC_VRHOT_GPIO_PINID);
5782 dpm_table->VRHotGpio = gpio.shift;
5783 rdev->pm.dpm.platform_caps |= ATOM_PP_PLATFORM_CAP_REGULATOR_HOT;
5785 dpm_table->VRHotGpio = CISLANDS_UNUSED_GPIO_PIN;
5786 rdev->pm.dpm.platform_caps &= ~ATOM_PP_PLATFORM_CAP_REGULATOR_HOT;
5789 gpio = radeon_atombios_lookup_gpio(rdev, PP_AC_DC_SWITCH_GPIO_PINID);
5791 dpm_table->AcDcGpio = gpio.shift;
5792 rdev->pm.dpm.platform_caps |= ATOM_PP_PLATFORM_CAP_HARDWAREDC;
5794 dpm_table->AcDcGpio = CISLANDS_UNUSED_GPIO_PIN;
5795 rdev->pm.dpm.platform_caps &= ~ATOM_PP_PLATFORM_CAP_HARDWAREDC;
5798 gpio = radeon_atombios_lookup_gpio(rdev, VDDC_PCC_GPIO_PINID);
5800 u32 tmp = RREG32_SMC(CNB_PWRMGT_CNTL);
5802 switch (gpio.shift) {
5804 tmp &= ~GNB_SLOW_MODE_MASK;
5805 tmp |= GNB_SLOW_MODE(1);
5808 tmp &= ~GNB_SLOW_MODE_MASK;
5809 tmp |= GNB_SLOW_MODE(2);
5815 tmp |= FORCE_NB_PS1;
5821 DRM_ERROR("Invalid PCC GPIO: %u!\n", gpio.shift);
5824 WREG32_SMC(CNB_PWRMGT_CNTL, tmp);
5827 pi->voltage_control = CISLANDS_VOLTAGE_CONTROL_NONE;
5828 pi->vddci_control = CISLANDS_VOLTAGE_CONTROL_NONE;
5829 pi->mvdd_control = CISLANDS_VOLTAGE_CONTROL_NONE;
5830 if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_VDDC, VOLTAGE_OBJ_GPIO_LUT))
5831 pi->voltage_control = CISLANDS_VOLTAGE_CONTROL_BY_GPIO;
5832 else if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_VDDC, VOLTAGE_OBJ_SVID2))
5833 pi->voltage_control = CISLANDS_VOLTAGE_CONTROL_BY_SVID2;
5835 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_VDDCI_CONTROL) {
5836 if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_GPIO_LUT))
5837 pi->vddci_control = CISLANDS_VOLTAGE_CONTROL_BY_GPIO;
5838 else if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_SVID2))
5839 pi->vddci_control = CISLANDS_VOLTAGE_CONTROL_BY_SVID2;
5841 rdev->pm.dpm.platform_caps &= ~ATOM_PP_PLATFORM_CAP_VDDCI_CONTROL;
5844 if (rdev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_MVDDCONTROL) {
5845 if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_GPIO_LUT))
5846 pi->mvdd_control = CISLANDS_VOLTAGE_CONTROL_BY_GPIO;
5847 else if (radeon_atom_is_voltage_gpio(rdev, VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_SVID2))
5848 pi->mvdd_control = CISLANDS_VOLTAGE_CONTROL_BY_SVID2;
5850 rdev->pm.dpm.platform_caps &= ~ATOM_PP_PLATFORM_CAP_MVDDCONTROL;
5853 pi->vddc_phase_shed_control = true;
5855 #if defined(CONFIG_ACPI)
5856 pi->pcie_performance_request =
5857 radeon_acpi_is_pcie_performance_request_supported(rdev);
5859 pi->pcie_performance_request = false;
5862 if (atom_parse_data_header(rdev->mode_info.atom_context, index, &size,
5863 &frev, &crev, &data_offset)) {
5864 pi->caps_sclk_ss_support = true;
5865 pi->caps_mclk_ss_support = true;
5866 pi->dynamic_ss = true;
5868 pi->caps_sclk_ss_support = false;
5869 pi->caps_mclk_ss_support = false;
5870 pi->dynamic_ss = true;
5873 if (rdev->pm.int_thermal_type != THERMAL_TYPE_NONE)
5874 pi->thermal_protection = true;
5876 pi->thermal_protection = false;
5878 pi->caps_dynamic_ac_timing = true;
5880 pi->uvd_power_gated = false;
5882 /* make sure dc limits are valid */
5883 if ((rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc.sclk == 0) ||
5884 (rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc.mclk == 0))
5885 rdev->pm.dpm.dyn_state.max_clock_voltage_on_dc =
5886 rdev->pm.dpm.dyn_state.max_clock_voltage_on_ac;
5888 pi->fan_ctrl_is_in_default_mode = true;
5893 void ci_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,
5896 struct ci_power_info *pi = ci_get_pi(rdev);
5897 struct radeon_ps *rps = &pi->current_rps;
5898 u32 sclk = ci_get_average_sclk_freq(rdev);
5899 u32 mclk = ci_get_average_mclk_freq(rdev);
5901 seq_printf(m, "uvd %sabled\n", pi->uvd_enabled ? "en" : "dis");
5902 seq_printf(m, "vce %sabled\n", rps->vce_active ? "en" : "dis");
5903 seq_printf(m, "power level avg sclk: %u mclk: %u\n",
5907 void ci_dpm_print_power_state(struct radeon_device *rdev,
5908 struct radeon_ps *rps)
5910 struct ci_ps *ps = ci_get_ps(rps);
5914 r600_dpm_print_class_info(rps->class, rps->class2);
5915 r600_dpm_print_cap_info(rps->caps);
5916 printk("\tuvd vclk: %d dclk: %d\n", rps->vclk, rps->dclk);
5917 for (i = 0; i < ps->performance_level_count; i++) {
5918 pl = &ps->performance_levels[i];
5919 printk("\t\tpower level %d sclk: %u mclk: %u pcie gen: %u pcie lanes: %u\n",
5920 i, pl->sclk, pl->mclk, pl->pcie_gen + 1, pl->pcie_lane);
5922 r600_dpm_print_ps_status(rdev, rps);
5925 u32 ci_dpm_get_sclk(struct radeon_device *rdev, bool low)
5927 struct ci_power_info *pi = ci_get_pi(rdev);
5928 struct ci_ps *requested_state = ci_get_ps(&pi->requested_rps);
5931 return requested_state->performance_levels[0].sclk;
5933 return requested_state->performance_levels[requested_state->performance_level_count - 1].sclk;
5936 u32 ci_dpm_get_mclk(struct radeon_device *rdev, bool low)
5938 struct ci_power_info *pi = ci_get_pi(rdev);
5939 struct ci_ps *requested_state = ci_get_ps(&pi->requested_rps);
5942 return requested_state->performance_levels[0].mclk;
5944 return requested_state->performance_levels[requested_state->performance_level_count - 1].mclk;