1 /****************************************************************************
2 * Driver for Solarflare Solarstorm network controllers and boards
3 * Copyright 2008-2011 Solarflare Communications Inc.
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 as published
7 * by the Free Software Foundation, incorporated herein by reference.
10 #include <linux/delay.h>
11 #include "net_driver.h"
15 #include "mcdi_pcol.h"
18 /**************************************************************************
20 * Management-Controller-to-Driver Interface
22 **************************************************************************
25 #define MCDI_RPC_TIMEOUT (10 * HZ)
27 #define MCDI_PDU(efx) \
28 (efx_port_num(efx) ? MC_SMEM_P1_PDU_OFST : MC_SMEM_P0_PDU_OFST)
29 #define MCDI_DOORBELL(efx) \
30 (efx_port_num(efx) ? MC_SMEM_P1_DOORBELL_OFST : MC_SMEM_P0_DOORBELL_OFST)
31 #define MCDI_STATUS(efx) \
32 (efx_port_num(efx) ? MC_SMEM_P1_STATUS_OFST : MC_SMEM_P0_STATUS_OFST)
34 /* A reboot/assertion causes the MCDI status word to be set after the
35 * command word is set or a REBOOT event is sent. If we notice a reboot
36 * via these mechanisms then wait 10ms for the status word to be set. */
37 #define MCDI_STATUS_DELAY_US 100
38 #define MCDI_STATUS_DELAY_COUNT 100
39 #define MCDI_STATUS_SLEEP_MS \
40 (MCDI_STATUS_DELAY_US * MCDI_STATUS_DELAY_COUNT / 1000)
43 EFX_MASK32(EFX_WIDTH(MCDI_HEADER_SEQ))
45 static inline struct efx_mcdi_iface *efx_mcdi(struct efx_nic *efx)
47 struct siena_nic_data *nic_data;
48 EFX_BUG_ON_PARANOID(efx_nic_rev(efx) < EFX_REV_SIENA_A0);
49 nic_data = efx->nic_data;
50 return &nic_data->mcdi;
53 void efx_mcdi_init(struct efx_nic *efx)
55 struct efx_mcdi_iface *mcdi;
57 if (efx_nic_rev(efx) < EFX_REV_SIENA_A0)
61 init_waitqueue_head(&mcdi->wq);
62 spin_lock_init(&mcdi->iface_lock);
63 atomic_set(&mcdi->state, MCDI_STATE_QUIESCENT);
64 mcdi->mode = MCDI_MODE_POLL;
66 (void) efx_mcdi_poll_reboot(efx);
69 static void efx_mcdi_copyin(struct efx_nic *efx, unsigned cmd,
70 const u8 *inbuf, size_t inlen)
72 struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
73 unsigned pdu = FR_CZ_MC_TREG_SMEM + MCDI_PDU(efx);
74 unsigned doorbell = FR_CZ_MC_TREG_SMEM + MCDI_DOORBELL(efx);
79 BUG_ON(atomic_read(&mcdi->state) == MCDI_STATE_QUIESCENT);
80 BUG_ON(inlen & 3 || inlen >= MC_SMEM_PDU_LEN);
82 seqno = mcdi->seqno & SEQ_MASK;
84 if (mcdi->mode == MCDI_MODE_EVENTS)
85 xflags |= MCDI_HEADER_XFLAGS_EVREQ;
87 EFX_POPULATE_DWORD_6(hdr,
88 MCDI_HEADER_RESPONSE, 0,
89 MCDI_HEADER_RESYNC, 1,
90 MCDI_HEADER_CODE, cmd,
91 MCDI_HEADER_DATALEN, inlen,
92 MCDI_HEADER_SEQ, seqno,
93 MCDI_HEADER_XFLAGS, xflags);
95 efx_writed(efx, &hdr, pdu);
97 for (i = 0; i < inlen; i += 4)
98 _efx_writed(efx, *((__le32 *)(inbuf + i)), pdu + 4 + i);
100 /* Ensure the payload is written out before the header */
103 /* ring the doorbell with a distinctive value */
104 _efx_writed(efx, (__force __le32) 0x45789abc, doorbell);
107 static void efx_mcdi_copyout(struct efx_nic *efx, u8 *outbuf, size_t outlen)
109 struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
110 unsigned int pdu = FR_CZ_MC_TREG_SMEM + MCDI_PDU(efx);
113 BUG_ON(atomic_read(&mcdi->state) == MCDI_STATE_QUIESCENT);
114 BUG_ON(outlen & 3 || outlen >= MC_SMEM_PDU_LEN);
116 for (i = 0; i < outlen; i += 4)
117 *((__le32 *)(outbuf + i)) = _efx_readd(efx, pdu + 4 + i);
120 static int efx_mcdi_poll(struct efx_nic *efx)
122 struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
123 unsigned long time, finish;
124 unsigned int respseq, respcmd, error;
125 unsigned int pdu = FR_CZ_MC_TREG_SMEM + MCDI_PDU(efx);
126 unsigned int rc, spins;
129 /* Check for a reboot atomically with respect to efx_mcdi_copyout() */
130 rc = -efx_mcdi_poll_reboot(efx);
134 /* Poll for completion. Poll quickly (once a us) for the 1st jiffy,
135 * because generally mcdi responses are fast. After that, back off
136 * and poll once a jiffy (approximately)
139 finish = jiffies + MCDI_RPC_TIMEOUT;
146 schedule_timeout_uninterruptible(1);
152 efx_readd(efx, ®, pdu);
154 /* All 1's indicates that shared memory is in reset (and is
155 * not a valid header). Wait for it to come out reset before
156 * completing the command */
157 if (EFX_DWORD_FIELD(reg, EFX_DWORD_0) != 0xffffffff &&
158 EFX_DWORD_FIELD(reg, MCDI_HEADER_RESPONSE))
161 if (time_after(time, finish))
165 mcdi->resplen = EFX_DWORD_FIELD(reg, MCDI_HEADER_DATALEN);
166 respseq = EFX_DWORD_FIELD(reg, MCDI_HEADER_SEQ);
167 respcmd = EFX_DWORD_FIELD(reg, MCDI_HEADER_CODE);
168 error = EFX_DWORD_FIELD(reg, MCDI_HEADER_ERROR);
170 if (error && mcdi->resplen == 0) {
171 netif_err(efx, hw, efx->net_dev, "MC rebooted\n");
173 } else if ((respseq ^ mcdi->seqno) & SEQ_MASK) {
174 netif_err(efx, hw, efx->net_dev,
175 "MC response mismatch tx seq 0x%x rx seq 0x%x\n",
176 respseq, mcdi->seqno);
179 efx_readd(efx, ®, pdu + 4);
180 switch (EFX_DWORD_FIELD(reg, EFX_DWORD_0)) {
181 #define TRANSLATE_ERROR(name) \
182 case MC_CMD_ERR_ ## name: \
185 TRANSLATE_ERROR(ENOENT);
186 TRANSLATE_ERROR(EINTR);
187 TRANSLATE_ERROR(EACCES);
188 TRANSLATE_ERROR(EBUSY);
189 TRANSLATE_ERROR(EINVAL);
190 TRANSLATE_ERROR(EDEADLK);
191 TRANSLATE_ERROR(ENOSYS);
192 TRANSLATE_ERROR(ETIME);
193 #undef TRANSLATE_ERROR
206 /* Return rc=0 like wait_event_timeout() */
210 /* Test and clear MC-rebooted flag for this port/function; reset
211 * software state as necessary.
213 int efx_mcdi_poll_reboot(struct efx_nic *efx)
215 unsigned int addr = FR_CZ_MC_TREG_SMEM + MCDI_STATUS(efx);
219 if (efx_nic_rev(efx) < EFX_REV_SIENA_A0)
222 efx_readd(efx, ®, addr);
223 value = EFX_DWORD_FIELD(reg, EFX_DWORD_0);
228 /* MAC statistics have been cleared on the NIC; clear our copy
229 * so that efx_update_diff_stat() can continue to work.
231 memset(&efx->mac_stats, 0, sizeof(efx->mac_stats));
234 efx_writed(efx, ®, addr);
236 if (value == MC_STATUS_DWORD_ASSERT)
242 static void efx_mcdi_acquire(struct efx_mcdi_iface *mcdi)
244 /* Wait until the interface becomes QUIESCENT and we win the race
245 * to mark it RUNNING. */
247 atomic_cmpxchg(&mcdi->state,
248 MCDI_STATE_QUIESCENT,
250 == MCDI_STATE_QUIESCENT);
253 static int efx_mcdi_await_completion(struct efx_nic *efx)
255 struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
257 if (wait_event_timeout(
259 atomic_read(&mcdi->state) == MCDI_STATE_COMPLETED,
260 MCDI_RPC_TIMEOUT) == 0)
263 /* Check if efx_mcdi_set_mode() switched us back to polled completions.
264 * In which case, poll for completions directly. If efx_mcdi_ev_cpl()
265 * completed the request first, then we'll just end up completing the
266 * request again, which is safe.
268 * We need an smp_rmb() to synchronise with efx_mcdi_mode_poll(), which
269 * wait_event_timeout() implicitly provides.
271 if (mcdi->mode == MCDI_MODE_POLL)
272 return efx_mcdi_poll(efx);
277 static bool efx_mcdi_complete(struct efx_mcdi_iface *mcdi)
279 /* If the interface is RUNNING, then move to COMPLETED and wake any
280 * waiters. If the interface isn't in RUNNING then we've received a
281 * duplicate completion after we've already transitioned back to
282 * QUIESCENT. [A subsequent invocation would increment seqno, so would
283 * have failed the seqno check].
285 if (atomic_cmpxchg(&mcdi->state,
287 MCDI_STATE_COMPLETED) == MCDI_STATE_RUNNING) {
295 static void efx_mcdi_release(struct efx_mcdi_iface *mcdi)
297 atomic_set(&mcdi->state, MCDI_STATE_QUIESCENT);
301 static void efx_mcdi_ev_cpl(struct efx_nic *efx, unsigned int seqno,
302 unsigned int datalen, unsigned int errno)
304 struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
307 spin_lock(&mcdi->iface_lock);
309 if ((seqno ^ mcdi->seqno) & SEQ_MASK) {
311 /* The request has been cancelled */
314 netif_err(efx, hw, efx->net_dev,
315 "MC response mismatch tx seq 0x%x rx "
316 "seq 0x%x\n", seqno, mcdi->seqno);
318 mcdi->resprc = errno;
319 mcdi->resplen = datalen;
324 spin_unlock(&mcdi->iface_lock);
327 efx_mcdi_complete(mcdi);
330 int efx_mcdi_rpc(struct efx_nic *efx, unsigned cmd,
331 const u8 *inbuf, size_t inlen, u8 *outbuf, size_t outlen,
332 size_t *outlen_actual)
334 efx_mcdi_rpc_start(efx, cmd, inbuf, inlen);
335 return efx_mcdi_rpc_finish(efx, cmd, inlen,
336 outbuf, outlen, outlen_actual);
339 void efx_mcdi_rpc_start(struct efx_nic *efx, unsigned cmd, const u8 *inbuf,
342 struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
344 BUG_ON(efx_nic_rev(efx) < EFX_REV_SIENA_A0);
346 efx_mcdi_acquire(mcdi);
348 /* Serialise with efx_mcdi_ev_cpl() and efx_mcdi_ev_death() */
349 spin_lock_bh(&mcdi->iface_lock);
351 spin_unlock_bh(&mcdi->iface_lock);
353 efx_mcdi_copyin(efx, cmd, inbuf, inlen);
356 int efx_mcdi_rpc_finish(struct efx_nic *efx, unsigned cmd, size_t inlen,
357 u8 *outbuf, size_t outlen, size_t *outlen_actual)
359 struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
362 BUG_ON(efx_nic_rev(efx) < EFX_REV_SIENA_A0);
364 if (mcdi->mode == MCDI_MODE_POLL)
365 rc = efx_mcdi_poll(efx);
367 rc = efx_mcdi_await_completion(efx);
370 /* Close the race with efx_mcdi_ev_cpl() executing just too late
371 * and completing a request we've just cancelled, by ensuring
372 * that the seqno check therein fails.
374 spin_lock_bh(&mcdi->iface_lock);
377 spin_unlock_bh(&mcdi->iface_lock);
379 netif_err(efx, hw, efx->net_dev,
380 "MC command 0x%x inlen %d mode %d timed out\n",
381 cmd, (int)inlen, mcdi->mode);
385 /* At the very least we need a memory barrier here to ensure
386 * we pick up changes from efx_mcdi_ev_cpl(). Protect against
387 * a spurious efx_mcdi_ev_cpl() running concurrently by
388 * acquiring the iface_lock. */
389 spin_lock_bh(&mcdi->iface_lock);
391 resplen = mcdi->resplen;
392 spin_unlock_bh(&mcdi->iface_lock);
395 efx_mcdi_copyout(efx, outbuf,
396 min(outlen, mcdi->resplen + 3) & ~0x3);
397 if (outlen_actual != NULL)
398 *outlen_actual = resplen;
399 } else if (cmd == MC_CMD_REBOOT && rc == -EIO)
400 ; /* Don't reset if MC_CMD_REBOOT returns EIO */
401 else if (rc == -EIO || rc == -EINTR) {
402 netif_err(efx, hw, efx->net_dev, "MC fatal error %d\n",
404 efx_schedule_reset(efx, RESET_TYPE_MC_FAILURE);
406 netif_dbg(efx, hw, efx->net_dev,
407 "MC command 0x%x inlen %d failed rc=%d\n",
408 cmd, (int)inlen, -rc);
410 if (rc == -EIO || rc == -EINTR) {
411 msleep(MCDI_STATUS_SLEEP_MS);
412 efx_mcdi_poll_reboot(efx);
416 efx_mcdi_release(mcdi);
420 void efx_mcdi_mode_poll(struct efx_nic *efx)
422 struct efx_mcdi_iface *mcdi;
424 if (efx_nic_rev(efx) < EFX_REV_SIENA_A0)
427 mcdi = efx_mcdi(efx);
428 if (mcdi->mode == MCDI_MODE_POLL)
431 /* We can switch from event completion to polled completion, because
432 * mcdi requests are always completed in shared memory. We do this by
433 * switching the mode to POLL'd then completing the request.
434 * efx_mcdi_await_completion() will then call efx_mcdi_poll().
436 * We need an smp_wmb() to synchronise with efx_mcdi_await_completion(),
437 * which efx_mcdi_complete() provides for us.
439 mcdi->mode = MCDI_MODE_POLL;
441 efx_mcdi_complete(mcdi);
444 void efx_mcdi_mode_event(struct efx_nic *efx)
446 struct efx_mcdi_iface *mcdi;
448 if (efx_nic_rev(efx) < EFX_REV_SIENA_A0)
451 mcdi = efx_mcdi(efx);
453 if (mcdi->mode == MCDI_MODE_EVENTS)
456 /* We can't switch from polled to event completion in the middle of a
457 * request, because the completion method is specified in the request.
458 * So acquire the interface to serialise the requestors. We don't need
459 * to acquire the iface_lock to change the mode here, but we do need a
460 * write memory barrier ensure that efx_mcdi_rpc() sees it, which
461 * efx_mcdi_acquire() provides.
463 efx_mcdi_acquire(mcdi);
464 mcdi->mode = MCDI_MODE_EVENTS;
465 efx_mcdi_release(mcdi);
468 static void efx_mcdi_ev_death(struct efx_nic *efx, int rc)
470 struct efx_mcdi_iface *mcdi = efx_mcdi(efx);
472 /* If there is an outstanding MCDI request, it has been terminated
473 * either by a BADASSERT or REBOOT event. If the mcdi interface is
474 * in polled mode, then do nothing because the MC reboot handler will
475 * set the header correctly. However, if the mcdi interface is waiting
476 * for a CMDDONE event it won't receive it [and since all MCDI events
477 * are sent to the same queue, we can't be racing with
480 * There's a race here with efx_mcdi_rpc(), because we might receive
481 * a REBOOT event *before* the request has been copied out. In polled
482 * mode (during startup) this is irrelevant, because efx_mcdi_complete()
483 * is ignored. In event mode, this condition is just an edge-case of
484 * receiving a REBOOT event after posting the MCDI request. Did the mc
485 * reboot before or after the copyout? The best we can do always is
486 * just return failure.
488 spin_lock(&mcdi->iface_lock);
489 if (efx_mcdi_complete(mcdi)) {
490 if (mcdi->mode == MCDI_MODE_EVENTS) {
498 /* Nobody was waiting for an MCDI request, so trigger a reset */
499 efx_schedule_reset(efx, RESET_TYPE_MC_FAILURE);
501 /* Consume the status word since efx_mcdi_rpc_finish() won't */
502 for (count = 0; count < MCDI_STATUS_DELAY_COUNT; ++count) {
503 if (efx_mcdi_poll_reboot(efx))
505 udelay(MCDI_STATUS_DELAY_US);
509 spin_unlock(&mcdi->iface_lock);
512 static unsigned int efx_mcdi_event_link_speed[] = {
513 [MCDI_EVENT_LINKCHANGE_SPEED_100M] = 100,
514 [MCDI_EVENT_LINKCHANGE_SPEED_1G] = 1000,
515 [MCDI_EVENT_LINKCHANGE_SPEED_10G] = 10000,
519 static void efx_mcdi_process_link_change(struct efx_nic *efx, efx_qword_t *ev)
521 u32 flags, fcntl, speed, lpa;
523 speed = EFX_QWORD_FIELD(*ev, MCDI_EVENT_LINKCHANGE_SPEED);
524 EFX_BUG_ON_PARANOID(speed >= ARRAY_SIZE(efx_mcdi_event_link_speed));
525 speed = efx_mcdi_event_link_speed[speed];
527 flags = EFX_QWORD_FIELD(*ev, MCDI_EVENT_LINKCHANGE_LINK_FLAGS);
528 fcntl = EFX_QWORD_FIELD(*ev, MCDI_EVENT_LINKCHANGE_FCNTL);
529 lpa = EFX_QWORD_FIELD(*ev, MCDI_EVENT_LINKCHANGE_LP_CAP);
531 /* efx->link_state is only modified by efx_mcdi_phy_get_link(),
532 * which is only run after flushing the event queues. Therefore, it
533 * is safe to modify the link state outside of the mac_lock here.
535 efx_mcdi_phy_decode_link(efx, &efx->link_state, speed, flags, fcntl);
537 efx_mcdi_phy_check_fcntl(efx, lpa);
539 efx_link_status_changed(efx);
542 /* Called from falcon_process_eventq for MCDI events */
543 void efx_mcdi_process_event(struct efx_channel *channel,
546 struct efx_nic *efx = channel->efx;
547 int code = EFX_QWORD_FIELD(*event, MCDI_EVENT_CODE);
548 u32 data = EFX_QWORD_FIELD(*event, MCDI_EVENT_DATA);
551 case MCDI_EVENT_CODE_BADSSERT:
552 netif_err(efx, hw, efx->net_dev,
553 "MC watchdog or assertion failure at 0x%x\n", data);
554 efx_mcdi_ev_death(efx, EINTR);
557 case MCDI_EVENT_CODE_PMNOTICE:
558 netif_info(efx, wol, efx->net_dev, "MCDI PM event.\n");
561 case MCDI_EVENT_CODE_CMDDONE:
563 MCDI_EVENT_FIELD(*event, CMDDONE_SEQ),
564 MCDI_EVENT_FIELD(*event, CMDDONE_DATALEN),
565 MCDI_EVENT_FIELD(*event, CMDDONE_ERRNO));
568 case MCDI_EVENT_CODE_LINKCHANGE:
569 efx_mcdi_process_link_change(efx, event);
571 case MCDI_EVENT_CODE_SENSOREVT:
572 efx_mcdi_sensor_event(efx, event);
574 case MCDI_EVENT_CODE_SCHEDERR:
575 netif_info(efx, hw, efx->net_dev,
576 "MC Scheduler error address=0x%x\n", data);
578 case MCDI_EVENT_CODE_REBOOT:
579 netif_info(efx, hw, efx->net_dev, "MC Reboot\n");
580 efx_mcdi_ev_death(efx, EIO);
582 case MCDI_EVENT_CODE_MAC_STATS_DMA:
583 /* MAC stats are gather lazily. We can ignore this. */
585 case MCDI_EVENT_CODE_FLR:
586 efx_sriov_flr(efx, MCDI_EVENT_FIELD(*event, FLR_VF));
588 case MCDI_EVENT_CODE_PTP_RX:
589 case MCDI_EVENT_CODE_PTP_FAULT:
590 case MCDI_EVENT_CODE_PTP_PPS:
591 efx_ptp_event(efx, event);
595 netif_err(efx, hw, efx->net_dev, "Unknown MCDI event 0x%x\n",
600 /**************************************************************************
602 * Specific request functions
604 **************************************************************************
607 void efx_mcdi_print_fwver(struct efx_nic *efx, char *buf, size_t len)
609 u8 outbuf[ALIGN(MC_CMD_GET_VERSION_OUT_LEN, 4)];
611 const __le16 *ver_words;
614 BUILD_BUG_ON(MC_CMD_GET_VERSION_IN_LEN != 0);
616 rc = efx_mcdi_rpc(efx, MC_CMD_GET_VERSION, NULL, 0,
617 outbuf, sizeof(outbuf), &outlength);
621 if (outlength < MC_CMD_GET_VERSION_OUT_LEN) {
626 ver_words = (__le16 *)MCDI_PTR(outbuf, GET_VERSION_OUT_VERSION);
627 snprintf(buf, len, "%u.%u.%u.%u",
628 le16_to_cpu(ver_words[0]), le16_to_cpu(ver_words[1]),
629 le16_to_cpu(ver_words[2]), le16_to_cpu(ver_words[3]));
633 netif_err(efx, probe, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
637 int efx_mcdi_drv_attach(struct efx_nic *efx, bool driver_operating,
640 u8 inbuf[MC_CMD_DRV_ATTACH_IN_LEN];
641 u8 outbuf[MC_CMD_DRV_ATTACH_OUT_LEN];
645 MCDI_SET_DWORD(inbuf, DRV_ATTACH_IN_NEW_STATE,
646 driver_operating ? 1 : 0);
647 MCDI_SET_DWORD(inbuf, DRV_ATTACH_IN_UPDATE, 1);
649 rc = efx_mcdi_rpc(efx, MC_CMD_DRV_ATTACH, inbuf, sizeof(inbuf),
650 outbuf, sizeof(outbuf), &outlen);
653 if (outlen < MC_CMD_DRV_ATTACH_OUT_LEN) {
658 if (was_attached != NULL)
659 *was_attached = MCDI_DWORD(outbuf, DRV_ATTACH_OUT_OLD_STATE);
663 netif_err(efx, probe, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
667 int efx_mcdi_get_board_cfg(struct efx_nic *efx, u8 *mac_address,
668 u16 *fw_subtype_list, u32 *capabilities)
670 uint8_t outbuf[MC_CMD_GET_BOARD_CFG_OUT_LENMAX];
671 size_t outlen, offset, i;
672 int port_num = efx_port_num(efx);
675 BUILD_BUG_ON(MC_CMD_GET_BOARD_CFG_IN_LEN != 0);
677 rc = efx_mcdi_rpc(efx, MC_CMD_GET_BOARD_CFG, NULL, 0,
678 outbuf, sizeof(outbuf), &outlen);
682 if (outlen < MC_CMD_GET_BOARD_CFG_OUT_LENMIN) {
688 ? MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT1_OFST
689 : MC_CMD_GET_BOARD_CFG_OUT_MAC_ADDR_BASE_PORT0_OFST;
691 memcpy(mac_address, outbuf + offset, ETH_ALEN);
692 if (fw_subtype_list) {
693 /* Byte-swap and truncate or zero-pad as necessary */
694 offset = MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_OFST;
696 i < MC_CMD_GET_BOARD_CFG_OUT_FW_SUBTYPE_LIST_MAXNUM;
699 (offset + 2 <= outlen) ?
700 le16_to_cpup((__le16 *)(outbuf + offset)) : 0;
706 *capabilities = MCDI_DWORD(outbuf,
707 GET_BOARD_CFG_OUT_CAPABILITIES_PORT1);
709 *capabilities = MCDI_DWORD(outbuf,
710 GET_BOARD_CFG_OUT_CAPABILITIES_PORT0);
716 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d len=%d\n",
717 __func__, rc, (int)outlen);
722 int efx_mcdi_log_ctrl(struct efx_nic *efx, bool evq, bool uart, u32 dest_evq)
724 u8 inbuf[MC_CMD_LOG_CTRL_IN_LEN];
729 dest |= MC_CMD_LOG_CTRL_IN_LOG_DEST_UART;
731 dest |= MC_CMD_LOG_CTRL_IN_LOG_DEST_EVQ;
733 MCDI_SET_DWORD(inbuf, LOG_CTRL_IN_LOG_DEST, dest);
734 MCDI_SET_DWORD(inbuf, LOG_CTRL_IN_LOG_DEST_EVQ, dest_evq);
736 BUILD_BUG_ON(MC_CMD_LOG_CTRL_OUT_LEN != 0);
738 rc = efx_mcdi_rpc(efx, MC_CMD_LOG_CTRL, inbuf, sizeof(inbuf),
746 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
750 int efx_mcdi_nvram_types(struct efx_nic *efx, u32 *nvram_types_out)
752 u8 outbuf[MC_CMD_NVRAM_TYPES_OUT_LEN];
756 BUILD_BUG_ON(MC_CMD_NVRAM_TYPES_IN_LEN != 0);
758 rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_TYPES, NULL, 0,
759 outbuf, sizeof(outbuf), &outlen);
762 if (outlen < MC_CMD_NVRAM_TYPES_OUT_LEN) {
767 *nvram_types_out = MCDI_DWORD(outbuf, NVRAM_TYPES_OUT_TYPES);
771 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n",
776 int efx_mcdi_nvram_info(struct efx_nic *efx, unsigned int type,
777 size_t *size_out, size_t *erase_size_out,
780 u8 inbuf[MC_CMD_NVRAM_INFO_IN_LEN];
781 u8 outbuf[MC_CMD_NVRAM_INFO_OUT_LEN];
785 MCDI_SET_DWORD(inbuf, NVRAM_INFO_IN_TYPE, type);
787 rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_INFO, inbuf, sizeof(inbuf),
788 outbuf, sizeof(outbuf), &outlen);
791 if (outlen < MC_CMD_NVRAM_INFO_OUT_LEN) {
796 *size_out = MCDI_DWORD(outbuf, NVRAM_INFO_OUT_SIZE);
797 *erase_size_out = MCDI_DWORD(outbuf, NVRAM_INFO_OUT_ERASESIZE);
798 *protected_out = !!(MCDI_DWORD(outbuf, NVRAM_INFO_OUT_FLAGS) &
799 (1 << MC_CMD_NVRAM_INFO_OUT_PROTECTED_LBN));
803 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
807 int efx_mcdi_nvram_update_start(struct efx_nic *efx, unsigned int type)
809 u8 inbuf[MC_CMD_NVRAM_UPDATE_START_IN_LEN];
812 MCDI_SET_DWORD(inbuf, NVRAM_UPDATE_START_IN_TYPE, type);
814 BUILD_BUG_ON(MC_CMD_NVRAM_UPDATE_START_OUT_LEN != 0);
816 rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_UPDATE_START, inbuf, sizeof(inbuf),
824 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
828 int efx_mcdi_nvram_read(struct efx_nic *efx, unsigned int type,
829 loff_t offset, u8 *buffer, size_t length)
831 u8 inbuf[MC_CMD_NVRAM_READ_IN_LEN];
832 u8 outbuf[MC_CMD_NVRAM_READ_OUT_LEN(EFX_MCDI_NVRAM_LEN_MAX)];
836 MCDI_SET_DWORD(inbuf, NVRAM_READ_IN_TYPE, type);
837 MCDI_SET_DWORD(inbuf, NVRAM_READ_IN_OFFSET, offset);
838 MCDI_SET_DWORD(inbuf, NVRAM_READ_IN_LENGTH, length);
840 rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_READ, inbuf, sizeof(inbuf),
841 outbuf, sizeof(outbuf), &outlen);
845 memcpy(buffer, MCDI_PTR(outbuf, NVRAM_READ_OUT_READ_BUFFER), length);
849 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
853 int efx_mcdi_nvram_write(struct efx_nic *efx, unsigned int type,
854 loff_t offset, const u8 *buffer, size_t length)
856 u8 inbuf[MC_CMD_NVRAM_WRITE_IN_LEN(EFX_MCDI_NVRAM_LEN_MAX)];
859 MCDI_SET_DWORD(inbuf, NVRAM_WRITE_IN_TYPE, type);
860 MCDI_SET_DWORD(inbuf, NVRAM_WRITE_IN_OFFSET, offset);
861 MCDI_SET_DWORD(inbuf, NVRAM_WRITE_IN_LENGTH, length);
862 memcpy(MCDI_PTR(inbuf, NVRAM_WRITE_IN_WRITE_BUFFER), buffer, length);
864 BUILD_BUG_ON(MC_CMD_NVRAM_WRITE_OUT_LEN != 0);
866 rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_WRITE, inbuf,
867 ALIGN(MC_CMD_NVRAM_WRITE_IN_LEN(length), 4),
875 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
879 int efx_mcdi_nvram_erase(struct efx_nic *efx, unsigned int type,
880 loff_t offset, size_t length)
882 u8 inbuf[MC_CMD_NVRAM_ERASE_IN_LEN];
885 MCDI_SET_DWORD(inbuf, NVRAM_ERASE_IN_TYPE, type);
886 MCDI_SET_DWORD(inbuf, NVRAM_ERASE_IN_OFFSET, offset);
887 MCDI_SET_DWORD(inbuf, NVRAM_ERASE_IN_LENGTH, length);
889 BUILD_BUG_ON(MC_CMD_NVRAM_ERASE_OUT_LEN != 0);
891 rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_ERASE, inbuf, sizeof(inbuf),
899 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
903 int efx_mcdi_nvram_update_finish(struct efx_nic *efx, unsigned int type)
905 u8 inbuf[MC_CMD_NVRAM_UPDATE_FINISH_IN_LEN];
908 MCDI_SET_DWORD(inbuf, NVRAM_UPDATE_FINISH_IN_TYPE, type);
910 BUILD_BUG_ON(MC_CMD_NVRAM_UPDATE_FINISH_OUT_LEN != 0);
912 rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_UPDATE_FINISH, inbuf, sizeof(inbuf),
920 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
924 static int efx_mcdi_nvram_test(struct efx_nic *efx, unsigned int type)
926 u8 inbuf[MC_CMD_NVRAM_TEST_IN_LEN];
927 u8 outbuf[MC_CMD_NVRAM_TEST_OUT_LEN];
930 MCDI_SET_DWORD(inbuf, NVRAM_TEST_IN_TYPE, type);
932 rc = efx_mcdi_rpc(efx, MC_CMD_NVRAM_TEST, inbuf, sizeof(inbuf),
933 outbuf, sizeof(outbuf), NULL);
937 switch (MCDI_DWORD(outbuf, NVRAM_TEST_OUT_RESULT)) {
938 case MC_CMD_NVRAM_TEST_PASS:
939 case MC_CMD_NVRAM_TEST_NOTSUPP:
946 int efx_mcdi_nvram_test_all(struct efx_nic *efx)
952 rc = efx_mcdi_nvram_types(efx, &nvram_types);
957 while (nvram_types != 0) {
958 if (nvram_types & 1) {
959 rc = efx_mcdi_nvram_test(efx, type);
970 netif_err(efx, hw, efx->net_dev, "%s: failed type=%u\n",
973 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
977 static int efx_mcdi_read_assertion(struct efx_nic *efx)
979 u8 inbuf[MC_CMD_GET_ASSERTS_IN_LEN];
980 u8 outbuf[MC_CMD_GET_ASSERTS_OUT_LEN];
981 unsigned int flags, index, ofst;
987 /* Attempt to read any stored assertion state before we reboot
988 * the mcfw out of the assertion handler. Retry twice, once
989 * because a boot-time assertion might cause this command to fail
990 * with EINTR. And once again because GET_ASSERTS can race with
991 * MC_CMD_REBOOT running on the other port. */
994 MCDI_SET_DWORD(inbuf, GET_ASSERTS_IN_CLEAR, 1);
995 rc = efx_mcdi_rpc(efx, MC_CMD_GET_ASSERTS,
996 inbuf, MC_CMD_GET_ASSERTS_IN_LEN,
997 outbuf, sizeof(outbuf), &outlen);
998 } while ((rc == -EINTR || rc == -EIO) && retry-- > 0);
1002 if (outlen < MC_CMD_GET_ASSERTS_OUT_LEN)
1005 /* Print out any recorded assertion state */
1006 flags = MCDI_DWORD(outbuf, GET_ASSERTS_OUT_GLOBAL_FLAGS);
1007 if (flags == MC_CMD_GET_ASSERTS_FLAGS_NO_FAILS)
1010 reason = (flags == MC_CMD_GET_ASSERTS_FLAGS_SYS_FAIL)
1011 ? "system-level assertion"
1012 : (flags == MC_CMD_GET_ASSERTS_FLAGS_THR_FAIL)
1013 ? "thread-level assertion"
1014 : (flags == MC_CMD_GET_ASSERTS_FLAGS_WDOG_FIRED)
1016 : "unknown assertion";
1017 netif_err(efx, hw, efx->net_dev,
1018 "MCPU %s at PC = 0x%.8x in thread 0x%.8x\n", reason,
1019 MCDI_DWORD(outbuf, GET_ASSERTS_OUT_SAVED_PC_OFFS),
1020 MCDI_DWORD(outbuf, GET_ASSERTS_OUT_THREAD_OFFS));
1022 /* Print out the registers */
1023 ofst = MC_CMD_GET_ASSERTS_OUT_GP_REGS_OFFS_OFST;
1024 for (index = 1; index < 32; index++) {
1025 netif_err(efx, hw, efx->net_dev, "R%.2d (?): 0x%.8x\n", index,
1026 MCDI_DWORD2(outbuf, ofst));
1027 ofst += sizeof(efx_dword_t);
1033 static void efx_mcdi_exit_assertion(struct efx_nic *efx)
1035 u8 inbuf[MC_CMD_REBOOT_IN_LEN];
1037 /* If the MC is running debug firmware, it might now be
1038 * waiting for a debugger to attach, but we just want it to
1039 * reboot. We set a flag that makes the command a no-op if it
1040 * has already done so. We don't know what return code to
1041 * expect (0 or -EIO), so ignore it.
1043 BUILD_BUG_ON(MC_CMD_REBOOT_OUT_LEN != 0);
1044 MCDI_SET_DWORD(inbuf, REBOOT_IN_FLAGS,
1045 MC_CMD_REBOOT_FLAGS_AFTER_ASSERTION);
1046 (void) efx_mcdi_rpc(efx, MC_CMD_REBOOT, inbuf, MC_CMD_REBOOT_IN_LEN,
1050 int efx_mcdi_handle_assertion(struct efx_nic *efx)
1054 rc = efx_mcdi_read_assertion(efx);
1058 efx_mcdi_exit_assertion(efx);
1063 void efx_mcdi_set_id_led(struct efx_nic *efx, enum efx_led_mode mode)
1065 u8 inbuf[MC_CMD_SET_ID_LED_IN_LEN];
1068 BUILD_BUG_ON(EFX_LED_OFF != MC_CMD_LED_OFF);
1069 BUILD_BUG_ON(EFX_LED_ON != MC_CMD_LED_ON);
1070 BUILD_BUG_ON(EFX_LED_DEFAULT != MC_CMD_LED_DEFAULT);
1072 BUILD_BUG_ON(MC_CMD_SET_ID_LED_OUT_LEN != 0);
1074 MCDI_SET_DWORD(inbuf, SET_ID_LED_IN_STATE, mode);
1076 rc = efx_mcdi_rpc(efx, MC_CMD_SET_ID_LED, inbuf, sizeof(inbuf),
1079 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n",
1083 int efx_mcdi_reset_port(struct efx_nic *efx)
1085 int rc = efx_mcdi_rpc(efx, MC_CMD_ENTITY_RESET, NULL, 0, NULL, 0, NULL);
1087 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n",
1092 int efx_mcdi_reset_mc(struct efx_nic *efx)
1094 u8 inbuf[MC_CMD_REBOOT_IN_LEN];
1097 BUILD_BUG_ON(MC_CMD_REBOOT_OUT_LEN != 0);
1098 MCDI_SET_DWORD(inbuf, REBOOT_IN_FLAGS, 0);
1099 rc = efx_mcdi_rpc(efx, MC_CMD_REBOOT, inbuf, sizeof(inbuf),
1101 /* White is black, and up is down */
1106 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
1110 static int efx_mcdi_wol_filter_set(struct efx_nic *efx, u32 type,
1111 const u8 *mac, int *id_out)
1113 u8 inbuf[MC_CMD_WOL_FILTER_SET_IN_LEN];
1114 u8 outbuf[MC_CMD_WOL_FILTER_SET_OUT_LEN];
1118 MCDI_SET_DWORD(inbuf, WOL_FILTER_SET_IN_WOL_TYPE, type);
1119 MCDI_SET_DWORD(inbuf, WOL_FILTER_SET_IN_FILTER_MODE,
1120 MC_CMD_FILTER_MODE_SIMPLE);
1121 memcpy(MCDI_PTR(inbuf, WOL_FILTER_SET_IN_MAGIC_MAC), mac, ETH_ALEN);
1123 rc = efx_mcdi_rpc(efx, MC_CMD_WOL_FILTER_SET, inbuf, sizeof(inbuf),
1124 outbuf, sizeof(outbuf), &outlen);
1128 if (outlen < MC_CMD_WOL_FILTER_SET_OUT_LEN) {
1133 *id_out = (int)MCDI_DWORD(outbuf, WOL_FILTER_SET_OUT_FILTER_ID);
1139 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
1146 efx_mcdi_wol_filter_set_magic(struct efx_nic *efx, const u8 *mac, int *id_out)
1148 return efx_mcdi_wol_filter_set(efx, MC_CMD_WOL_TYPE_MAGIC, mac, id_out);
1152 int efx_mcdi_wol_filter_get_magic(struct efx_nic *efx, int *id_out)
1154 u8 outbuf[MC_CMD_WOL_FILTER_GET_OUT_LEN];
1158 rc = efx_mcdi_rpc(efx, MC_CMD_WOL_FILTER_GET, NULL, 0,
1159 outbuf, sizeof(outbuf), &outlen);
1163 if (outlen < MC_CMD_WOL_FILTER_GET_OUT_LEN) {
1168 *id_out = (int)MCDI_DWORD(outbuf, WOL_FILTER_GET_OUT_FILTER_ID);
1174 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
1179 int efx_mcdi_wol_filter_remove(struct efx_nic *efx, int id)
1181 u8 inbuf[MC_CMD_WOL_FILTER_REMOVE_IN_LEN];
1184 MCDI_SET_DWORD(inbuf, WOL_FILTER_REMOVE_IN_FILTER_ID, (u32)id);
1186 rc = efx_mcdi_rpc(efx, MC_CMD_WOL_FILTER_REMOVE, inbuf, sizeof(inbuf),
1194 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);
1198 int efx_mcdi_flush_rxqs(struct efx_nic *efx)
1200 struct efx_channel *channel;
1201 struct efx_rx_queue *rx_queue;
1205 BUILD_BUG_ON(EFX_MAX_CHANNELS >
1206 MC_CMD_FLUSH_RX_QUEUES_IN_QID_OFST_MAXNUM);
1208 qid = kmalloc(EFX_MAX_CHANNELS * sizeof(*qid), GFP_KERNEL);
1213 efx_for_each_channel(channel, efx) {
1214 efx_for_each_channel_rx_queue(rx_queue, channel) {
1215 if (rx_queue->flush_pending) {
1216 rx_queue->flush_pending = false;
1217 atomic_dec(&efx->rxq_flush_pending);
1218 qid[count++] = cpu_to_le32(
1219 efx_rx_queue_index(rx_queue));
1224 rc = efx_mcdi_rpc(efx, MC_CMD_FLUSH_RX_QUEUES, (u8 *)qid,
1225 count * sizeof(*qid), NULL, 0, NULL);
1233 int efx_mcdi_wol_filter_reset(struct efx_nic *efx)
1237 rc = efx_mcdi_rpc(efx, MC_CMD_WOL_FILTER_RESET, NULL, 0, NULL, 0, NULL);
1244 netif_err(efx, hw, efx->net_dev, "%s: failed rc=%d\n", __func__, rc);