1 /****************************************************************************
2 * Driver for Solarflare Solarstorm network controllers and boards
3 * Copyright 2005-2006 Fen Systems Ltd.
4 * Copyright 2006-2009 Solarflare Communications Inc.
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License version 2 as published
8 * by the Free Software Foundation, incorporated herein by reference.
11 #include <linux/delay.h>
12 #include "net_driver.h"
19 #include "workarounds.h"
21 /**************************************************************************
25 *************************************************************************/
27 /* Configure the XAUI driver that is an output from Falcon */
28 void falcon_setup_xaui(struct efx_nic *efx)
30 efx_oword_t sdctl, txdrv;
32 /* Move the XAUI into low power, unless there is no PHY, in
33 * which case the XAUI will have to drive a cable. */
34 if (efx->phy_type == PHY_TYPE_NONE)
37 efx_reado(efx, &sdctl, FR_AB_XX_SD_CTL);
38 EFX_SET_OWORD_FIELD(sdctl, FRF_AB_XX_HIDRVD, FFE_AB_XX_SD_CTL_DRV_DEF);
39 EFX_SET_OWORD_FIELD(sdctl, FRF_AB_XX_LODRVD, FFE_AB_XX_SD_CTL_DRV_DEF);
40 EFX_SET_OWORD_FIELD(sdctl, FRF_AB_XX_HIDRVC, FFE_AB_XX_SD_CTL_DRV_DEF);
41 EFX_SET_OWORD_FIELD(sdctl, FRF_AB_XX_LODRVC, FFE_AB_XX_SD_CTL_DRV_DEF);
42 EFX_SET_OWORD_FIELD(sdctl, FRF_AB_XX_HIDRVB, FFE_AB_XX_SD_CTL_DRV_DEF);
43 EFX_SET_OWORD_FIELD(sdctl, FRF_AB_XX_LODRVB, FFE_AB_XX_SD_CTL_DRV_DEF);
44 EFX_SET_OWORD_FIELD(sdctl, FRF_AB_XX_HIDRVA, FFE_AB_XX_SD_CTL_DRV_DEF);
45 EFX_SET_OWORD_FIELD(sdctl, FRF_AB_XX_LODRVA, FFE_AB_XX_SD_CTL_DRV_DEF);
46 efx_writeo(efx, &sdctl, FR_AB_XX_SD_CTL);
48 EFX_POPULATE_OWORD_8(txdrv,
49 FRF_AB_XX_DEQD, FFE_AB_XX_TXDRV_DEQ_DEF,
50 FRF_AB_XX_DEQC, FFE_AB_XX_TXDRV_DEQ_DEF,
51 FRF_AB_XX_DEQB, FFE_AB_XX_TXDRV_DEQ_DEF,
52 FRF_AB_XX_DEQA, FFE_AB_XX_TXDRV_DEQ_DEF,
53 FRF_AB_XX_DTXD, FFE_AB_XX_TXDRV_DTX_DEF,
54 FRF_AB_XX_DTXC, FFE_AB_XX_TXDRV_DTX_DEF,
55 FRF_AB_XX_DTXB, FFE_AB_XX_TXDRV_DTX_DEF,
56 FRF_AB_XX_DTXA, FFE_AB_XX_TXDRV_DTX_DEF);
57 efx_writeo(efx, &txdrv, FR_AB_XX_TXDRV_CTL);
60 int falcon_reset_xaui(struct efx_nic *efx)
62 struct falcon_nic_data *nic_data = efx->nic_data;
66 /* Don't fetch MAC statistics over an XMAC reset */
67 WARN_ON(nic_data->stats_disable_count == 0);
69 /* Start reset sequence */
70 EFX_POPULATE_OWORD_1(reg, FRF_AB_XX_RST_XX_EN, 1);
71 efx_writeo(efx, ®, FR_AB_XX_PWR_RST);
73 /* Wait up to 10 ms for completion, then reinitialise */
74 for (count = 0; count < 1000; count++) {
75 efx_reado(efx, ®, FR_AB_XX_PWR_RST);
76 if (EFX_OWORD_FIELD(reg, FRF_AB_XX_RST_XX_EN) == 0 &&
77 EFX_OWORD_FIELD(reg, FRF_AB_XX_SD_RST_ACT) == 0) {
78 falcon_setup_xaui(efx);
83 netif_err(efx, hw, efx->net_dev,
84 "timed out waiting for XAUI/XGXS reset\n");
88 static void falcon_ack_status_intr(struct efx_nic *efx)
92 if ((efx_nic_rev(efx) != EFX_REV_FALCON_B0) || LOOPBACK_INTERNAL(efx))
95 /* We expect xgmii faults if the wireside link is down */
96 if (!EFX_WORKAROUND_5147(efx) || !efx->link_state.up)
99 /* We can only use this interrupt to signal the negative edge of
100 * xaui_align [we have to poll the positive edge]. */
101 if (efx->xmac_poll_required)
104 efx_reado(efx, ®, FR_AB_XM_MGT_INT_MSK);
107 static bool falcon_xgxs_link_ok(struct efx_nic *efx)
110 bool align_done, link_ok = false;
113 /* Read link status */
114 efx_reado(efx, ®, FR_AB_XX_CORE_STAT);
116 align_done = EFX_OWORD_FIELD(reg, FRF_AB_XX_ALIGN_DONE);
117 sync_status = EFX_OWORD_FIELD(reg, FRF_AB_XX_SYNC_STAT);
118 if (align_done && (sync_status == FFE_AB_XX_STAT_ALL_LANES))
121 /* Clear link status ready for next read */
122 EFX_SET_OWORD_FIELD(reg, FRF_AB_XX_COMMA_DET, FFE_AB_XX_STAT_ALL_LANES);
123 EFX_SET_OWORD_FIELD(reg, FRF_AB_XX_CHAR_ERR, FFE_AB_XX_STAT_ALL_LANES);
124 EFX_SET_OWORD_FIELD(reg, FRF_AB_XX_DISPERR, FFE_AB_XX_STAT_ALL_LANES);
125 efx_writeo(efx, ®, FR_AB_XX_CORE_STAT);
130 static bool falcon_xmac_link_ok(struct efx_nic *efx)
133 * Check MAC's XGXS link status except when using XGMII loopback
134 * which bypasses the XGXS block.
135 * If possible, check PHY's XGXS link status except when using
138 return (efx->loopback_mode == LOOPBACK_XGMII ||
139 falcon_xgxs_link_ok(efx)) &&
140 (!(efx->mdio.mmds & (1 << MDIO_MMD_PHYXS)) ||
141 LOOPBACK_INTERNAL(efx) ||
142 efx_mdio_phyxgxs_lane_sync(efx));
145 static void falcon_reconfigure_xmac_core(struct efx_nic *efx)
147 unsigned int max_frame_len;
149 bool rx_fc = !!(efx->link_state.fc & EFX_FC_RX);
150 bool tx_fc = !!(efx->link_state.fc & EFX_FC_TX);
152 /* Configure MAC - cut-thru mode is hard wired on */
153 EFX_POPULATE_OWORD_3(reg,
154 FRF_AB_XM_RX_JUMBO_MODE, 1,
155 FRF_AB_XM_TX_STAT_EN, 1,
156 FRF_AB_XM_RX_STAT_EN, 1);
157 efx_writeo(efx, ®, FR_AB_XM_GLB_CFG);
160 EFX_POPULATE_OWORD_6(reg,
162 FRF_AB_XM_TX_PRMBL, 1,
163 FRF_AB_XM_AUTO_PAD, 1,
165 FRF_AB_XM_FCNTL, tx_fc,
167 efx_writeo(efx, ®, FR_AB_XM_TX_CFG);
170 EFX_POPULATE_OWORD_5(reg,
172 FRF_AB_XM_AUTO_DEPAD, 0,
173 FRF_AB_XM_ACPT_ALL_MCAST, 1,
174 FRF_AB_XM_ACPT_ALL_UCAST, efx->promiscuous,
175 FRF_AB_XM_PASS_CRC_ERR, 1);
176 efx_writeo(efx, ®, FR_AB_XM_RX_CFG);
178 /* Set frame length */
179 max_frame_len = EFX_MAX_FRAME_LEN(efx->net_dev->mtu);
180 EFX_POPULATE_OWORD_1(reg, FRF_AB_XM_MAX_RX_FRM_SIZE, max_frame_len);
181 efx_writeo(efx, ®, FR_AB_XM_RX_PARAM);
182 EFX_POPULATE_OWORD_2(reg,
183 FRF_AB_XM_MAX_TX_FRM_SIZE, max_frame_len,
184 FRF_AB_XM_TX_JUMBO_MODE, 1);
185 efx_writeo(efx, ®, FR_AB_XM_TX_PARAM);
187 EFX_POPULATE_OWORD_2(reg,
188 FRF_AB_XM_PAUSE_TIME, 0xfffe, /* MAX PAUSE TIME */
189 FRF_AB_XM_DIS_FCNTL, !rx_fc);
190 efx_writeo(efx, ®, FR_AB_XM_FC);
192 /* Set MAC address */
193 memcpy(®, &efx->net_dev->dev_addr[0], 4);
194 efx_writeo(efx, ®, FR_AB_XM_ADR_LO);
195 memcpy(®, &efx->net_dev->dev_addr[4], 2);
196 efx_writeo(efx, ®, FR_AB_XM_ADR_HI);
199 static void falcon_reconfigure_xgxs_core(struct efx_nic *efx)
202 bool xgxs_loopback = (efx->loopback_mode == LOOPBACK_XGXS);
203 bool xaui_loopback = (efx->loopback_mode == LOOPBACK_XAUI);
204 bool xgmii_loopback = (efx->loopback_mode == LOOPBACK_XGMII);
206 /* XGXS block is flaky and will need to be reset if moving
207 * into our out of XGMII, XGXS or XAUI loopbacks. */
208 if (EFX_WORKAROUND_5147(efx)) {
209 bool old_xgmii_loopback, old_xgxs_loopback, old_xaui_loopback;
212 efx_reado(efx, ®, FR_AB_XX_CORE_STAT);
213 old_xgxs_loopback = EFX_OWORD_FIELD(reg, FRF_AB_XX_XGXS_LB_EN);
215 EFX_OWORD_FIELD(reg, FRF_AB_XX_XGMII_LB_EN);
217 efx_reado(efx, ®, FR_AB_XX_SD_CTL);
218 old_xaui_loopback = EFX_OWORD_FIELD(reg, FRF_AB_XX_LPBKA);
220 /* The PHY driver may have turned XAUI off */
221 reset_xgxs = ((xgxs_loopback != old_xgxs_loopback) ||
222 (xaui_loopback != old_xaui_loopback) ||
223 (xgmii_loopback != old_xgmii_loopback));
226 falcon_reset_xaui(efx);
229 efx_reado(efx, ®, FR_AB_XX_CORE_STAT);
230 EFX_SET_OWORD_FIELD(reg, FRF_AB_XX_FORCE_SIG,
231 (xgxs_loopback || xaui_loopback) ?
232 FFE_AB_XX_FORCE_SIG_ALL_LANES : 0);
233 EFX_SET_OWORD_FIELD(reg, FRF_AB_XX_XGXS_LB_EN, xgxs_loopback);
234 EFX_SET_OWORD_FIELD(reg, FRF_AB_XX_XGMII_LB_EN, xgmii_loopback);
235 efx_writeo(efx, ®, FR_AB_XX_CORE_STAT);
237 efx_reado(efx, ®, FR_AB_XX_SD_CTL);
238 EFX_SET_OWORD_FIELD(reg, FRF_AB_XX_LPBKD, xaui_loopback);
239 EFX_SET_OWORD_FIELD(reg, FRF_AB_XX_LPBKC, xaui_loopback);
240 EFX_SET_OWORD_FIELD(reg, FRF_AB_XX_LPBKB, xaui_loopback);
241 EFX_SET_OWORD_FIELD(reg, FRF_AB_XX_LPBKA, xaui_loopback);
242 efx_writeo(efx, ®, FR_AB_XX_SD_CTL);
246 /* Try to bring up the Falcon side of the Falcon-Phy XAUI link */
247 static bool falcon_xmac_link_ok_retry(struct efx_nic *efx, int tries)
249 bool mac_up = falcon_xmac_link_ok(efx);
251 if (LOOPBACK_MASK(efx) & LOOPBACKS_EXTERNAL(efx) & LOOPBACKS_WS ||
252 efx_phy_mode_disabled(efx->phy_mode))
253 /* XAUI link is expected to be down */
256 falcon_stop_nic_stats(efx);
258 while (!mac_up && tries) {
259 netif_dbg(efx, hw, efx->net_dev, "bashing xaui\n");
260 falcon_reset_xaui(efx);
263 mac_up = falcon_xmac_link_ok(efx);
267 falcon_start_nic_stats(efx);
272 static bool falcon_xmac_check_fault(struct efx_nic *efx)
274 return !falcon_xmac_link_ok_retry(efx, 5);
277 static int falcon_reconfigure_xmac(struct efx_nic *efx)
279 falcon_reconfigure_xgxs_core(efx);
280 falcon_reconfigure_xmac_core(efx);
282 falcon_reconfigure_mac_wrapper(efx);
284 efx->xmac_poll_required = !falcon_xmac_link_ok_retry(efx, 5);
285 falcon_ack_status_intr(efx);
290 static void falcon_update_stats_xmac(struct efx_nic *efx)
292 struct efx_mac_stats *mac_stats = &efx->mac_stats;
294 /* Update MAC stats from DMAed values */
295 FALCON_STAT(efx, XgRxOctets, rx_bytes);
296 FALCON_STAT(efx, XgRxOctetsOK, rx_good_bytes);
297 FALCON_STAT(efx, XgRxPkts, rx_packets);
298 FALCON_STAT(efx, XgRxPktsOK, rx_good);
299 FALCON_STAT(efx, XgRxBroadcastPkts, rx_broadcast);
300 FALCON_STAT(efx, XgRxMulticastPkts, rx_multicast);
301 FALCON_STAT(efx, XgRxUnicastPkts, rx_unicast);
302 FALCON_STAT(efx, XgRxUndersizePkts, rx_lt64);
303 FALCON_STAT(efx, XgRxOversizePkts, rx_gtjumbo);
304 FALCON_STAT(efx, XgRxJabberPkts, rx_bad_gtjumbo);
305 FALCON_STAT(efx, XgRxUndersizeFCSerrorPkts, rx_bad_lt64);
306 FALCON_STAT(efx, XgRxDropEvents, rx_overflow);
307 FALCON_STAT(efx, XgRxFCSerrorPkts, rx_bad);
308 FALCON_STAT(efx, XgRxAlignError, rx_align_error);
309 FALCON_STAT(efx, XgRxSymbolError, rx_symbol_error);
310 FALCON_STAT(efx, XgRxInternalMACError, rx_internal_error);
311 FALCON_STAT(efx, XgRxControlPkts, rx_control);
312 FALCON_STAT(efx, XgRxPausePkts, rx_pause);
313 FALCON_STAT(efx, XgRxPkts64Octets, rx_64);
314 FALCON_STAT(efx, XgRxPkts65to127Octets, rx_65_to_127);
315 FALCON_STAT(efx, XgRxPkts128to255Octets, rx_128_to_255);
316 FALCON_STAT(efx, XgRxPkts256to511Octets, rx_256_to_511);
317 FALCON_STAT(efx, XgRxPkts512to1023Octets, rx_512_to_1023);
318 FALCON_STAT(efx, XgRxPkts1024to15xxOctets, rx_1024_to_15xx);
319 FALCON_STAT(efx, XgRxPkts15xxtoMaxOctets, rx_15xx_to_jumbo);
320 FALCON_STAT(efx, XgRxLengthError, rx_length_error);
321 FALCON_STAT(efx, XgTxPkts, tx_packets);
322 FALCON_STAT(efx, XgTxOctets, tx_bytes);
323 FALCON_STAT(efx, XgTxMulticastPkts, tx_multicast);
324 FALCON_STAT(efx, XgTxBroadcastPkts, tx_broadcast);
325 FALCON_STAT(efx, XgTxUnicastPkts, tx_unicast);
326 FALCON_STAT(efx, XgTxControlPkts, tx_control);
327 FALCON_STAT(efx, XgTxPausePkts, tx_pause);
328 FALCON_STAT(efx, XgTxPkts64Octets, tx_64);
329 FALCON_STAT(efx, XgTxPkts65to127Octets, tx_65_to_127);
330 FALCON_STAT(efx, XgTxPkts128to255Octets, tx_128_to_255);
331 FALCON_STAT(efx, XgTxPkts256to511Octets, tx_256_to_511);
332 FALCON_STAT(efx, XgTxPkts512to1023Octets, tx_512_to_1023);
333 FALCON_STAT(efx, XgTxPkts1024to15xxOctets, tx_1024_to_15xx);
334 FALCON_STAT(efx, XgTxPkts1519toMaxOctets, tx_15xx_to_jumbo);
335 FALCON_STAT(efx, XgTxUndersizePkts, tx_lt64);
336 FALCON_STAT(efx, XgTxOversizePkts, tx_gtjumbo);
337 FALCON_STAT(efx, XgTxNonTcpUdpPkt, tx_non_tcpudp);
338 FALCON_STAT(efx, XgTxMacSrcErrPkt, tx_mac_src_error);
339 FALCON_STAT(efx, XgTxIpSrcErrPkt, tx_ip_src_error);
341 /* Update derived statistics */
342 mac_stats->tx_good_bytes =
343 (mac_stats->tx_bytes - mac_stats->tx_bad_bytes -
344 mac_stats->tx_control * 64);
345 mac_stats->rx_bad_bytes =
346 (mac_stats->rx_bytes - mac_stats->rx_good_bytes -
347 mac_stats->rx_control * 64);
350 void falcon_poll_xmac(struct efx_nic *efx)
352 if (!EFX_WORKAROUND_5147(efx) || !efx->link_state.up ||
353 !efx->xmac_poll_required)
356 efx->xmac_poll_required = !falcon_xmac_link_ok_retry(efx, 1);
357 falcon_ack_status_intr(efx);
360 struct efx_mac_operations falcon_xmac_operations = {
361 .reconfigure = falcon_reconfigure_xmac,
362 .update_stats = falcon_update_stats_xmac,
363 .check_fault = falcon_xmac_check_fault,