drivers/net/wireless/ath/ath9k/ani.c

   1 /*
   2  * Copyright (c) 2008-2009 Atheros Communications Inc.
   3  *
   4  * Permission to use, copy, modify, and/or distribute this software for any
   5  * purpose with or without fee is hereby granted, provided that the above
   6  * copyright notice and this permission notice appear in all copies.
   7  *
   8  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
   9  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15  */
  16
  17 #include "ath9k.h"
  18
  19 static int ath9k_hw_get_ani_channel_idx(struct ath_hw *ah,
  20                                         struct ath9k_channel *chan)
  21 {
  22         int i;
  23
  24         for (i = 0; i < ARRAY_SIZE(ah->ani); i++) {
  25                 if (ah->ani[i].c &&
  26                     ah->ani[i].c->channel == chan->channel)
  27                         return i;
  28                 if (ah->ani[i].c == NULL) {
  29                         ah->ani[i].c = chan;
  30                         return i;
  31                 }
  32         }
  33
  34         DPRINTF(ah->ah_sc, ATH_DBG_ANI,
  35                 "No more channel states left. Using channel 0\n");
  36
  37         return 0;
  38 }
  39
  40 static bool ath9k_hw_ani_control(struct ath_hw *ah,
  41                                  enum ath9k_ani_cmd cmd, int param)
  42 {
  43         struct ar5416AniState *aniState = ah->curani;
  44
  45         switch (cmd & ah->ani_function) {
  46         case ATH9K_ANI_NOISE_IMMUNITY_LEVEL:{
  47                 u32 level = param;
  48
  49                 if (level >= ARRAY_SIZE(ah->totalSizeDesired)) {
  50                         DPRINTF(ah->ah_sc, ATH_DBG_ANI,
  51                                 "level out of range (%u > %u)\n",
  52                                 level,
  53                                 (unsigned)ARRAY_SIZE(ah->totalSizeDesired));
  54                         return false;
  55                 }
  56
  57                 REG_RMW_FIELD(ah, AR_PHY_DESIRED_SZ,
  58                               AR_PHY_DESIRED_SZ_TOT_DES,
  59                               ah->totalSizeDesired[level]);
  60                 REG_RMW_FIELD(ah, AR_PHY_AGC_CTL1,
  61                               AR_PHY_AGC_CTL1_COARSE_LOW,
  62                               ah->coarse_low[level]);
  63                 REG_RMW_FIELD(ah, AR_PHY_AGC_CTL1,
  64                               AR_PHY_AGC_CTL1_COARSE_HIGH,
  65                               ah->coarse_high[level]);
  66                 REG_RMW_FIELD(ah, AR_PHY_FIND_SIG,
  67                               AR_PHY_FIND_SIG_FIRPWR,
  68                               ah->firpwr[level]);
  69
  70                 if (level > aniState->noiseImmunityLevel)
  71                         ah->stats.ast_ani_niup++;
  72                 else if (level < aniState->noiseImmunityLevel)
  73                         ah->stats.ast_ani_nidown++;
  74                 aniState->noiseImmunityLevel = level;
  75                 break;
  76         }
  77         case ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION:{
  78                 const int m1ThreshLow[] = { 127, 50 };
  79                 const int m2ThreshLow[] = { 127, 40 };
  80                 const int m1Thresh[] = { 127, 0x4d };
  81                 const int m2Thresh[] = { 127, 0x40 };
  82                 const int m2CountThr[] = { 31, 16 };
  83                 const int m2CountThrLow[] = { 63, 48 };
  84                 u32 on = param ? 1 : 0;
  85
  86                 REG_RMW_FIELD(ah, AR_PHY_SFCORR_LOW,
  87                               AR_PHY_SFCORR_LOW_M1_THRESH_LOW,
  88                               m1ThreshLow[on]);
  89                 REG_RMW_FIELD(ah, AR_PHY_SFCORR_LOW,
  90                               AR_PHY_SFCORR_LOW_M2_THRESH_LOW,
  91                               m2ThreshLow[on]);
  92                 REG_RMW_FIELD(ah, AR_PHY_SFCORR,
  93                               AR_PHY_SFCORR_M1_THRESH,
  94                               m1Thresh[on]);
  95                 REG_RMW_FIELD(ah, AR_PHY_SFCORR,
  96                               AR_PHY_SFCORR_M2_THRESH,
  97                               m2Thresh[on]);
  98                 REG_RMW_FIELD(ah, AR_PHY_SFCORR,
  99                               AR_PHY_SFCORR_M2COUNT_THR,
 100                               m2CountThr[on]);
 101                 REG_RMW_FIELD(ah, AR_PHY_SFCORR_LOW,
 102                               AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW,
 103                               m2CountThrLow[on]);
 104
 105                 REG_RMW_FIELD(ah, AR_PHY_SFCORR_EXT,
 106                               AR_PHY_SFCORR_EXT_M1_THRESH_LOW,
 107                               m1ThreshLow[on]);
 108                 REG_RMW_FIELD(ah, AR_PHY_SFCORR_EXT,
 109                               AR_PHY_SFCORR_EXT_M2_THRESH_LOW,
 110                               m2ThreshLow[on]);
 111                 REG_RMW_FIELD(ah, AR_PHY_SFCORR_EXT,
 112                               AR_PHY_SFCORR_EXT_M1_THRESH,
 113                               m1Thresh[on]);
 114                 REG_RMW_FIELD(ah, AR_PHY_SFCORR_EXT,
 115                               AR_PHY_SFCORR_EXT_M2_THRESH,
 116                               m2Thresh[on]);
 117
 118                 if (on)
 119                         REG_SET_BIT(ah, AR_PHY_SFCORR_LOW,
 120                                     AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW);
 121                 else
 122                         REG_CLR_BIT(ah, AR_PHY_SFCORR_LOW,
 123                                     AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW);
 124
 125                 if (!on != aniState->ofdmWeakSigDetectOff) {
 126                         if (on)
 127                                 ah->stats.ast_ani_ofdmon++;
 128                         else
 129                                 ah->stats.ast_ani_ofdmoff++;
 130                         aniState->ofdmWeakSigDetectOff = !on;
 131                 }
 132                 break;
 133         }
 134         case ATH9K_ANI_CCK_WEAK_SIGNAL_THR:{
 135                 const int weakSigThrCck[] = { 8, 6 };
 136                 u32 high = param ? 1 : 0;
 137
 138                 REG_RMW_FIELD(ah, AR_PHY_CCK_DETECT,
 139                               AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK,
 140                               weakSigThrCck[high]);
 141                 if (high != aniState->cckWeakSigThreshold) {
 142                         if (high)
 143                                 ah->stats.ast_ani_cckhigh++;
 144                         else
 145                                 ah->stats.ast_ani_ccklow++;
 146                         aniState->cckWeakSigThreshold = high;
 147                 }
 148                 break;
 149         }
 150         case ATH9K_ANI_FIRSTEP_LEVEL:{
 151                 const int firstep[] = { 0, 4, 8 };
 152                 u32 level = param;
 153
 154                 if (level >= ARRAY_SIZE(firstep)) {
 155                         DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 156                                 "level out of range (%u > %u)\n",
 157                                 level,
 158                                 (unsigned) ARRAY_SIZE(firstep));
 159                         return false;
 160                 }
 161                 REG_RMW_FIELD(ah, AR_PHY_FIND_SIG,
 162                               AR_PHY_FIND_SIG_FIRSTEP,
 163                               firstep[level]);
 164                 if (level > aniState->firstepLevel)
 165                         ah->stats.ast_ani_stepup++;
 166                 else if (level < aniState->firstepLevel)
 167                         ah->stats.ast_ani_stepdown++;
 168                 aniState->firstepLevel = level;
 169                 break;
 170         }
 171         case ATH9K_ANI_SPUR_IMMUNITY_LEVEL:{
 172                 const int cycpwrThr1[] =
 173                         { 2, 4, 6, 8, 10, 12, 14, 16 };
 174                 u32 level = param;
 175
 176                 if (level >= ARRAY_SIZE(cycpwrThr1)) {
 177                         DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 178                                 "level out of range (%u > %u)\n",
 179                                 level,
 180                                 (unsigned)
 181                                 ARRAY_SIZE(cycpwrThr1));
 182                         return false;
 183                 }
 184                 REG_RMW_FIELD(ah, AR_PHY_TIMING5,
 185                               AR_PHY_TIMING5_CYCPWR_THR1,
 186                               cycpwrThr1[level]);
 187                 if (level > aniState->spurImmunityLevel)
 188                         ah->stats.ast_ani_spurup++;
 189                 else if (level < aniState->spurImmunityLevel)
 190                         ah->stats.ast_ani_spurdown++;
 191                 aniState->spurImmunityLevel = level;
 192                 break;
 193         }
 194         case ATH9K_ANI_PRESENT:
 195                 break;
 196         default:
 197                 DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 198                         "invalid cmd %u\n", cmd);
 199                 return false;
 200         }
 201
 202         DPRINTF(ah->ah_sc, ATH_DBG_ANI, "ANI parameters:\n");
 203         DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 204                 "noiseImmunityLevel=%d, spurImmunityLevel=%d, "
 205                 "ofdmWeakSigDetectOff=%d\n",
 206                 aniState->noiseImmunityLevel, aniState->spurImmunityLevel,
 207                 !aniState->ofdmWeakSigDetectOff);
 208         DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 209                 "cckWeakSigThreshold=%d, "
 210                 "firstepLevel=%d, listenTime=%d\n",
 211                 aniState->cckWeakSigThreshold, aniState->firstepLevel,
 212                 aniState->listenTime);
 213         DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 214                 "cycleCount=%d, ofdmPhyErrCount=%d, cckPhyErrCount=%d\n\n",
 215                 aniState->cycleCount, aniState->ofdmPhyErrCount,
 216                 aniState->cckPhyErrCount);
 217
 218         return true;
 219 }
 220
 221 static void ath9k_hw_update_mibstats(struct ath_hw *ah,
 222                                      struct ath9k_mib_stats *stats)
 223 {
 224         stats->ackrcv_bad += REG_READ(ah, AR_ACK_FAIL);
 225         stats->rts_bad += REG_READ(ah, AR_RTS_FAIL);
 226         stats->fcs_bad += REG_READ(ah, AR_FCS_FAIL);
 227         stats->rts_good += REG_READ(ah, AR_RTS_OK);
 228         stats->beacons += REG_READ(ah, AR_BEACON_CNT);
 229 }
 230
 231 static void ath9k_ani_restart(struct ath_hw *ah)
 232 {
 233         struct ar5416AniState *aniState;
 234
 235         if (!DO_ANI(ah))
 236                 return;
 237
 238         aniState = ah->curani;
 239         aniState->listenTime = 0;
 240
 241         if (aniState->ofdmTrigHigh > AR_PHY_COUNTMAX) {
 242                 aniState->ofdmPhyErrBase = 0;
 243                 DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 244                         "OFDM Trigger is too high for hw counters\n");
 245         } else {
 246                 aniState->ofdmPhyErrBase =
 247                         AR_PHY_COUNTMAX - aniState->ofdmTrigHigh;
 248         }
 249         if (aniState->cckTrigHigh > AR_PHY_COUNTMAX) {
 250                 aniState->cckPhyErrBase = 0;
 251                 DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 252                         "CCK Trigger is too high for hw counters\n");
 253         } else {
 254                 aniState->cckPhyErrBase =
 255                         AR_PHY_COUNTMAX - aniState->cckTrigHigh;
 256         }
 257         DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 258                 "Writing ofdmbase=%u   cckbase=%u\n",
 259                 aniState->ofdmPhyErrBase,
 260                 aniState->cckPhyErrBase);
 261         REG_WRITE(ah, AR_PHY_ERR_1, aniState->ofdmPhyErrBase);
 262         REG_WRITE(ah, AR_PHY_ERR_2, aniState->cckPhyErrBase);
 263         REG_WRITE(ah, AR_PHY_ERR_MASK_1, AR_PHY_ERR_OFDM_TIMING);
 264         REG_WRITE(ah, AR_PHY_ERR_MASK_2, AR_PHY_ERR_CCK_TIMING);
 265
 266         ath9k_hw_update_mibstats(ah, &ah->ah_mibStats);
 267
 268         aniState->ofdmPhyErrCount = 0;
 269         aniState->cckPhyErrCount = 0;
 270 }
 271
 272 static void ath9k_hw_ani_ofdm_err_trigger(struct ath_hw *ah)
 273 {
 274         struct ieee80211_conf *conf = &ah->ah_sc->hw->conf;
 275         struct ar5416AniState *aniState;
 276         int32_t rssi;
 277
 278         if (!DO_ANI(ah))
 279                 return;
 280
 281         aniState = ah->curani;
 282
 283         if (aniState->noiseImmunityLevel < HAL_NOISE_IMMUNE_MAX) {
 284                 if (ath9k_hw_ani_control(ah, ATH9K_ANI_NOISE_IMMUNITY_LEVEL,
 285                                          aniState->noiseImmunityLevel + 1)) {
 286                         return;
 287                 }
 288         }
 289
 290         if (aniState->spurImmunityLevel < HAL_SPUR_IMMUNE_MAX) {
 291                 if (ath9k_hw_ani_control(ah, ATH9K_ANI_SPUR_IMMUNITY_LEVEL,
 292                                          aniState->spurImmunityLevel + 1)) {
 293                         return;
 294                 }
 295         }
 296
 297         if (ah->opmode == NL80211_IFTYPE_AP) {
 298                 if (aniState->firstepLevel < HAL_FIRST_STEP_MAX) {
 299                         ath9k_hw_ani_control(ah, ATH9K_ANI_FIRSTEP_LEVEL,
 300                                              aniState->firstepLevel + 1);
 301                 }
 302                 return;
 303         }
 304         rssi = BEACON_RSSI(ah);
 305         if (rssi > aniState->rssiThrHigh) {
 306                 if (!aniState->ofdmWeakSigDetectOff) {
 307                         if (ath9k_hw_ani_control(ah,
 308                                          ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION,
 309                                          false)) {
 310                                 ath9k_hw_ani_control(ah,
 311                                         ATH9K_ANI_SPUR_IMMUNITY_LEVEL, 0);
 312                                 return;
 313                         }
 314                 }
 315                 if (aniState->firstepLevel < HAL_FIRST_STEP_MAX) {
 316                         ath9k_hw_ani_control(ah, ATH9K_ANI_FIRSTEP_LEVEL,
 317                                              aniState->firstepLevel + 1);
 318                         return;
 319                 }
 320         } else if (rssi > aniState->rssiThrLow) {
 321                 if (aniState->ofdmWeakSigDetectOff)
 322                         ath9k_hw_ani_control(ah,
 323                                      ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION,
 324                                      true);
 325                 if (aniState->firstepLevel < HAL_FIRST_STEP_MAX)
 326                         ath9k_hw_ani_control(ah, ATH9K_ANI_FIRSTEP_LEVEL,
 327                                              aniState->firstepLevel + 1);
 328                 return;
 329         } else {
 330                 if (conf->channel->band == IEEE80211_BAND_2GHZ) {
 331                         if (!aniState->ofdmWeakSigDetectOff)
 332                                 ath9k_hw_ani_control(ah,
 333                                      ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION,
 334                                      false);
 335                         if (aniState->firstepLevel > 0)
 336                                 ath9k_hw_ani_control(ah,
 337                                              ATH9K_ANI_FIRSTEP_LEVEL, 0);
 338                         return;
 339                 }
 340         }
 341 }
 342
 343 static void ath9k_hw_ani_cck_err_trigger(struct ath_hw *ah)
 344 {
 345         struct ieee80211_conf *conf = &ah->ah_sc->hw->conf;
 346         struct ar5416AniState *aniState;
 347         int32_t rssi;
 348
 349         if (!DO_ANI(ah))
 350                 return;
 351
 352         aniState = ah->curani;
 353         if (aniState->noiseImmunityLevel < HAL_NOISE_IMMUNE_MAX) {
 354                 if (ath9k_hw_ani_control(ah, ATH9K_ANI_NOISE_IMMUNITY_LEVEL,
 355                                          aniState->noiseImmunityLevel + 1)) {
 356                         return;
 357                 }
 358         }
 359         if (ah->opmode == NL80211_IFTYPE_AP) {
 360                 if (aniState->firstepLevel < HAL_FIRST_STEP_MAX) {
 361                         ath9k_hw_ani_control(ah, ATH9K_ANI_FIRSTEP_LEVEL,
 362                                              aniState->firstepLevel + 1);
 363                 }
 364                 return;
 365         }
 366         rssi = BEACON_RSSI(ah);
 367         if (rssi > aniState->rssiThrLow) {
 368                 if (aniState->firstepLevel < HAL_FIRST_STEP_MAX)
 369                         ath9k_hw_ani_control(ah, ATH9K_ANI_FIRSTEP_LEVEL,
 370                                              aniState->firstepLevel + 1);
 371         } else {
 372                 if (conf->channel->band == IEEE80211_BAND_2GHZ) {
 373                         if (aniState->firstepLevel > 0)
 374                                 ath9k_hw_ani_control(ah,
 375                                              ATH9K_ANI_FIRSTEP_LEVEL, 0);
 376                 }
 377         }
 378 }
 379
 380 static void ath9k_hw_ani_lower_immunity(struct ath_hw *ah)
 381 {
 382         struct ar5416AniState *aniState;
 383         int32_t rssi;
 384
 385         aniState = ah->curani;
 386
 387         if (ah->opmode == NL80211_IFTYPE_AP) {
 388                 if (aniState->firstepLevel > 0) {
 389                         if (ath9k_hw_ani_control(ah, ATH9K_ANI_FIRSTEP_LEVEL,
 390                                                  aniState->firstepLevel - 1))
 391                                 return;
 392                 }
 393         } else {
 394                 rssi = BEACON_RSSI(ah);
 395                 if (rssi > aniState->rssiThrHigh) {
 396                         /* XXX: Handle me */
 397                 } else if (rssi > aniState->rssiThrLow) {
 398                         if (aniState->ofdmWeakSigDetectOff) {
 399                                 if (ath9k_hw_ani_control(ah,
 400                                          ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION,
 401                                          true) == true)
 402                                         return;
 403                         }
 404                         if (aniState->firstepLevel > 0) {
 405                                 if (ath9k_hw_ani_control(ah,
 406                                          ATH9K_ANI_FIRSTEP_LEVEL,
 407                                          aniState->firstepLevel - 1) == true)
 408                                         return;
 409                         }
 410                 } else {
 411                         if (aniState->firstepLevel > 0) {
 412                                 if (ath9k_hw_ani_control(ah,
 413                                          ATH9K_ANI_FIRSTEP_LEVEL,
 414                                          aniState->firstepLevel - 1) == true)
 415                                         return;
 416                         }
 417                 }
 418         }
 419
 420         if (aniState->spurImmunityLevel > 0) {
 421                 if (ath9k_hw_ani_control(ah, ATH9K_ANI_SPUR_IMMUNITY_LEVEL,
 422                                          aniState->spurImmunityLevel - 1))
 423                         return;
 424         }
 425
 426         if (aniState->noiseImmunityLevel > 0) {
 427                 ath9k_hw_ani_control(ah, ATH9K_ANI_NOISE_IMMUNITY_LEVEL,
 428                                      aniState->noiseImmunityLevel - 1);
 429                 return;
 430         }
 431 }
 432
 433 static int32_t ath9k_hw_ani_get_listen_time(struct ath_hw *ah)
 434 {
 435         struct ar5416AniState *aniState;
 436         u32 txFrameCount, rxFrameCount, cycleCount;
 437         int32_t listenTime;
 438
 439         txFrameCount = REG_READ(ah, AR_TFCNT);
 440         rxFrameCount = REG_READ(ah, AR_RFCNT);
 441         cycleCount = REG_READ(ah, AR_CCCNT);
 442
 443         aniState = ah->curani;
 444         if (aniState->cycleCount == 0 || aniState->cycleCount > cycleCount) {
 445
 446                 listenTime = 0;
 447                 ah->stats.ast_ani_lzero++;
 448         } else {
 449                 int32_t ccdelta = cycleCount - aniState->cycleCount;
 450                 int32_t rfdelta = rxFrameCount - aniState->rxFrameCount;
 451                 int32_t tfdelta = txFrameCount - aniState->txFrameCount;
 452                 listenTime = (ccdelta - rfdelta - tfdelta) / 44000;
 453         }
 454         aniState->cycleCount = cycleCount;
 455         aniState->txFrameCount = txFrameCount;
 456         aniState->rxFrameCount = rxFrameCount;
 457
 458         return listenTime;
 459 }
 460
 461 void ath9k_ani_reset(struct ath_hw *ah)
 462 {
 463         struct ar5416AniState *aniState;
 464         struct ath9k_channel *chan = ah->curchan;
 465         int index;
 466
 467         if (!DO_ANI(ah))
 468                 return;
 469
 470         index = ath9k_hw_get_ani_channel_idx(ah, chan);
 471         aniState = &ah->ani[index];
 472         ah->curani = aniState;
 473
 474         if (DO_ANI(ah) && ah->opmode != NL80211_IFTYPE_STATION
 475             && ah->opmode != NL80211_IFTYPE_ADHOC) {
 476                 DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 477                         "Reset ANI state opmode %u\n", ah->opmode);
 478                 ah->stats.ast_ani_reset++;
 479
 480                 if (ah->opmode == NL80211_IFTYPE_AP) {
 481                         /*
 482                          * ath9k_hw_ani_control() will only process items set on
 483                          * ah->ani_function
 484                          */
 485                         if (IS_CHAN_2GHZ(chan))
 486                                 ah->ani_function = (ATH9K_ANI_SPUR_IMMUNITY_LEVEL |
 487                                                     ATH9K_ANI_FIRSTEP_LEVEL);
 488                         else
 489                                 ah->ani_function = 0;
 490                 }
 491
 492                 ath9k_hw_ani_control(ah, ATH9K_ANI_NOISE_IMMUNITY_LEVEL, 0);
 493                 ath9k_hw_ani_control(ah, ATH9K_ANI_SPUR_IMMUNITY_LEVEL, 0);
 494                 ath9k_hw_ani_control(ah, ATH9K_ANI_FIRSTEP_LEVEL, 0);
 495                 ath9k_hw_ani_control(ah, ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION,
 496                                      !ATH9K_ANI_USE_OFDM_WEAK_SIG);
 497                 ath9k_hw_ani_control(ah, ATH9K_ANI_CCK_WEAK_SIGNAL_THR,
 498                                      ATH9K_ANI_CCK_WEAK_SIG_THR);
 499
 500                 ath9k_hw_setrxfilter(ah, ath9k_hw_getrxfilter(ah) |
 501                                      ATH9K_RX_FILTER_PHYERR);
 502
 503                 if (ah->opmode == NL80211_IFTYPE_AP) {
 504                         ah->curani->ofdmTrigHigh =
 505                                 ah->config.ofdm_trig_high;
 506                         ah->curani->ofdmTrigLow =
 507                                 ah->config.ofdm_trig_low;
 508                         ah->curani->cckTrigHigh =
 509                                 ah->config.cck_trig_high;
 510                         ah->curani->cckTrigLow =
 511                                 ah->config.cck_trig_low;
 512                 }
 513                 ath9k_ani_restart(ah);
 514                 return;
 515         }
 516
 517         if (aniState->noiseImmunityLevel != 0)
 518                 ath9k_hw_ani_control(ah, ATH9K_ANI_NOISE_IMMUNITY_LEVEL,
 519                                      aniState->noiseImmunityLevel);
 520         if (aniState->spurImmunityLevel != 0)
 521                 ath9k_hw_ani_control(ah, ATH9K_ANI_SPUR_IMMUNITY_LEVEL,
 522                                      aniState->spurImmunityLevel);
 523         if (aniState->ofdmWeakSigDetectOff)
 524                 ath9k_hw_ani_control(ah, ATH9K_ANI_OFDM_WEAK_SIGNAL_DETECTION,
 525                                      !aniState->ofdmWeakSigDetectOff);
 526         if (aniState->cckWeakSigThreshold)
 527                 ath9k_hw_ani_control(ah, ATH9K_ANI_CCK_WEAK_SIGNAL_THR,
 528                                      aniState->cckWeakSigThreshold);
 529         if (aniState->firstepLevel != 0)
 530                 ath9k_hw_ani_control(ah, ATH9K_ANI_FIRSTEP_LEVEL,
 531                                      aniState->firstepLevel);
 532
 533         ath9k_hw_setrxfilter(ah, ath9k_hw_getrxfilter(ah) &
 534                              ~ATH9K_RX_FILTER_PHYERR);
 535         ath9k_ani_restart(ah);
 536         REG_WRITE(ah, AR_PHY_ERR_MASK_1, AR_PHY_ERR_OFDM_TIMING);
 537         REG_WRITE(ah, AR_PHY_ERR_MASK_2, AR_PHY_ERR_CCK_TIMING);
 538 }
 539
 540 void ath9k_hw_ani_monitor(struct ath_hw *ah,
 541                           struct ath9k_channel *chan)
 542 {
 543         struct ar5416AniState *aniState;
 544         int32_t listenTime;
 545         u32 phyCnt1, phyCnt2;
 546         u32 ofdmPhyErrCnt, cckPhyErrCnt;
 547
 548         if (!DO_ANI(ah))
 549                 return;
 550
 551         aniState = ah->curani;
 552
 553         listenTime = ath9k_hw_ani_get_listen_time(ah);
 554         if (listenTime < 0) {
 555                 ah->stats.ast_ani_lneg++;
 556                 ath9k_ani_restart(ah);
 557                 return;
 558         }
 559
 560         aniState->listenTime += listenTime;
 561
 562         ath9k_hw_update_mibstats(ah, &ah->ah_mibStats);
 563
 564         phyCnt1 = REG_READ(ah, AR_PHY_ERR_1);
 565         phyCnt2 = REG_READ(ah, AR_PHY_ERR_2);
 566
 567         if (phyCnt1 < aniState->ofdmPhyErrBase ||
 568             phyCnt2 < aniState->cckPhyErrBase) {
 569                 if (phyCnt1 < aniState->ofdmPhyErrBase) {
 570                         DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 571                                 "phyCnt1 0x%x, resetting "
 572                                 "counter value to 0x%x\n",
 573                                 phyCnt1, aniState->ofdmPhyErrBase);
 574                         REG_WRITE(ah, AR_PHY_ERR_1,
 575                                   aniState->ofdmPhyErrBase);
 576                         REG_WRITE(ah, AR_PHY_ERR_MASK_1,
 577                                   AR_PHY_ERR_OFDM_TIMING);
 578                 }
 579                 if (phyCnt2 < aniState->cckPhyErrBase) {
 580                         DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 581                                 "phyCnt2 0x%x, resetting "
 582                                 "counter value to 0x%x\n",
 583                                 phyCnt2, aniState->cckPhyErrBase);
 584                         REG_WRITE(ah, AR_PHY_ERR_2,
 585                                   aniState->cckPhyErrBase);
 586                         REG_WRITE(ah, AR_PHY_ERR_MASK_2,
 587                                   AR_PHY_ERR_CCK_TIMING);
 588                 }
 589                 return;
 590         }
 591
 592         ofdmPhyErrCnt = phyCnt1 - aniState->ofdmPhyErrBase;
 593         ah->stats.ast_ani_ofdmerrs +=
 594                 ofdmPhyErrCnt - aniState->ofdmPhyErrCount;
 595         aniState->ofdmPhyErrCount = ofdmPhyErrCnt;
 596
 597         cckPhyErrCnt = phyCnt2 - aniState->cckPhyErrBase;
 598         ah->stats.ast_ani_cckerrs +=
 599                 cckPhyErrCnt - aniState->cckPhyErrCount;
 600         aniState->cckPhyErrCount = cckPhyErrCnt;
 601
 602         if (aniState->listenTime > 5 * ah->aniperiod) {
 603                 if (aniState->ofdmPhyErrCount <= aniState->listenTime *
 604                     aniState->ofdmTrigLow / 1000 &&
 605                     aniState->cckPhyErrCount <= aniState->listenTime *
 606                     aniState->cckTrigLow / 1000)
 607                         ath9k_hw_ani_lower_immunity(ah);
 608                 ath9k_ani_restart(ah);
 609         } else if (aniState->listenTime > ah->aniperiod) {
 610                 if (aniState->ofdmPhyErrCount > aniState->listenTime *
 611                     aniState->ofdmTrigHigh / 1000) {
 612                         ath9k_hw_ani_ofdm_err_trigger(ah);
 613                         ath9k_ani_restart(ah);
 614                 } else if (aniState->cckPhyErrCount >
 615                            aniState->listenTime * aniState->cckTrigHigh /
 616                            1000) {
 617                         ath9k_hw_ani_cck_err_trigger(ah);
 618                         ath9k_ani_restart(ah);
 619                 }
 620         }
 621 }
 622
 623 void ath9k_enable_mib_counters(struct ath_hw *ah)
 624 {
 625         DPRINTF(ah->ah_sc, ATH_DBG_ANI, "Enable MIB counters\n");
 626
 627         ath9k_hw_update_mibstats(ah, &ah->ah_mibStats);
 628
 629         REG_WRITE(ah, AR_FILT_OFDM, 0);
 630         REG_WRITE(ah, AR_FILT_CCK, 0);
 631         REG_WRITE(ah, AR_MIBC,
 632                   ~(AR_MIBC_COW | AR_MIBC_FMC | AR_MIBC_CMC | AR_MIBC_MCS)
 633                   & 0x0f);
 634         REG_WRITE(ah, AR_PHY_ERR_MASK_1, AR_PHY_ERR_OFDM_TIMING);
 635         REG_WRITE(ah, AR_PHY_ERR_MASK_2, AR_PHY_ERR_CCK_TIMING);
 636 }
 637
 638 /* Freeze the MIB counters, get the stats and then clear them */
 639 void ath9k_hw_disable_mib_counters(struct ath_hw *ah)
 640 {
 641         DPRINTF(ah->ah_sc, ATH_DBG_ANI, "Disable MIB counters\n");
 642         REG_WRITE(ah, AR_MIBC, AR_MIBC_FMC);
 643         ath9k_hw_update_mibstats(ah, &ah->ah_mibStats);
 644         REG_WRITE(ah, AR_MIBC, AR_MIBC_CMC);
 645         REG_WRITE(ah, AR_FILT_OFDM, 0);
 646         REG_WRITE(ah, AR_FILT_CCK, 0);
 647 }
 648
 649 u32 ath9k_hw_GetMibCycleCountsPct(struct ath_hw *ah,
 650                                   u32 *rxc_pcnt,
 651                                   u32 *rxf_pcnt,
 652                                   u32 *txf_pcnt)
 653 {
 654         static u32 cycles, rx_clear, rx_frame, tx_frame;
 655         u32 good = 1;
 656
 657         u32 rc = REG_READ(ah, AR_RCCNT);
 658         u32 rf = REG_READ(ah, AR_RFCNT);
 659         u32 tf = REG_READ(ah, AR_TFCNT);
 660         u32 cc = REG_READ(ah, AR_CCCNT);
 661
 662         if (cycles == 0 || cycles > cc) {
 663                 DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 664                         "cycle counter wrap. ExtBusy = 0\n");
 665                 good = 0;
 666         } else {
 667                 u32 cc_d = cc - cycles;
 668                 u32 rc_d = rc - rx_clear;
 669                 u32 rf_d = rf - rx_frame;
 670                 u32 tf_d = tf - tx_frame;
 671
 672                 if (cc_d != 0) {
 673                         *rxc_pcnt = rc_d * 100 / cc_d;
 674                         *rxf_pcnt = rf_d * 100 / cc_d;
 675                         *txf_pcnt = tf_d * 100 / cc_d;
 676                 } else {
 677                         good = 0;
 678                 }
 679         }
 680
 681         cycles = cc;
 682         rx_frame = rf;
 683         rx_clear = rc;
 684         tx_frame = tf;
 685
 686         return good;
 687 }
 688
 689 /*
 690  * Process a MIB interrupt.  We may potentially be invoked because
 691  * any of the MIB counters overflow/trigger so don't assume we're
 692  * here because a PHY error counter triggered.
 693  */
 694 void ath9k_hw_procmibevent(struct ath_hw *ah)
 695 {
 696         u32 phyCnt1, phyCnt2;
 697
 698         /* Reset these counters regardless */
 699         REG_WRITE(ah, AR_FILT_OFDM, 0);
 700         REG_WRITE(ah, AR_FILT_CCK, 0);
 701         if (!(REG_READ(ah, AR_SLP_MIB_CTRL) & AR_SLP_MIB_PENDING))
 702                 REG_WRITE(ah, AR_SLP_MIB_CTRL, AR_SLP_MIB_CLEAR);
 703
 704         /* Clear the mib counters and save them in the stats */
 705         ath9k_hw_update_mibstats(ah, &ah->ah_mibStats);
 706
 707         if (!DO_ANI(ah))
 708                 return;
 709
 710         /* NB: these are not reset-on-read */
 711         phyCnt1 = REG_READ(ah, AR_PHY_ERR_1);
 712         phyCnt2 = REG_READ(ah, AR_PHY_ERR_2);
 713         if (((phyCnt1 & AR_MIBCNT_INTRMASK) == AR_MIBCNT_INTRMASK) ||
 714             ((phyCnt2 & AR_MIBCNT_INTRMASK) == AR_MIBCNT_INTRMASK)) {
 715                 struct ar5416AniState *aniState = ah->curani;
 716                 u32 ofdmPhyErrCnt, cckPhyErrCnt;
 717
 718                 /* NB: only use ast_ani_*errs with AH_PRIVATE_DIAG */
 719                 ofdmPhyErrCnt = phyCnt1 - aniState->ofdmPhyErrBase;
 720                 ah->stats.ast_ani_ofdmerrs +=
 721                         ofdmPhyErrCnt - aniState->ofdmPhyErrCount;
 722                 aniState->ofdmPhyErrCount = ofdmPhyErrCnt;
 723
 724                 cckPhyErrCnt = phyCnt2 - aniState->cckPhyErrBase;
 725                 ah->stats.ast_ani_cckerrs +=
 726                         cckPhyErrCnt - aniState->cckPhyErrCount;
 727                 aniState->cckPhyErrCount = cckPhyErrCnt;
 728
 729                 /*
 730                  * NB: figure out which counter triggered.  If both
 731                  * trigger we'll only deal with one as the processing
 732                  * clobbers the error counter so the trigger threshold
 733                  * check will never be true.
 734                  */
 735                 if (aniState->ofdmPhyErrCount > aniState->ofdmTrigHigh)
 736                         ath9k_hw_ani_ofdm_err_trigger(ah);
 737                 if (aniState->cckPhyErrCount > aniState->cckTrigHigh)
 738                         ath9k_hw_ani_cck_err_trigger(ah);
 739                 /* NB: always restart to insure the h/w counters are reset */
 740                 ath9k_ani_restart(ah);
 741         }
 742 }
 743
 744 void ath9k_hw_ani_setup(struct ath_hw *ah)
 745 {
 746         int i;
 747
 748         const int totalSizeDesired[] = { -55, -55, -55, -55, -62 };
 749         const int coarseHigh[] = { -14, -14, -14, -14, -12 };
 750         const int coarseLow[] = { -64, -64, -64, -64, -70 };
 751         const int firpwr[] = { -78, -78, -78, -78, -80 };
 752
 753         for (i = 0; i < 5; i++) {
 754                 ah->totalSizeDesired[i] = totalSizeDesired[i];
 755                 ah->coarse_high[i] = coarseHigh[i];
 756                 ah->coarse_low[i] = coarseLow[i];
 757                 ah->firpwr[i] = firpwr[i];
 758         }
 759 }
 760
 761 void ath9k_hw_ani_init(struct ath_hw *ah)
 762 {
 763         int i;
 764
 765         DPRINTF(ah->ah_sc, ATH_DBG_ANI, "Initialize ANI\n");
 766
 767         memset(ah->ani, 0, sizeof(ah->ani));
 768         for (i = 0; i < ARRAY_SIZE(ah->ani); i++) {
 769                 ah->ani[i].ofdmTrigHigh = ATH9K_ANI_OFDM_TRIG_HIGH;
 770                 ah->ani[i].ofdmTrigLow = ATH9K_ANI_OFDM_TRIG_LOW;
 771                 ah->ani[i].cckTrigHigh = ATH9K_ANI_CCK_TRIG_HIGH;
 772                 ah->ani[i].cckTrigLow = ATH9K_ANI_CCK_TRIG_LOW;
 773                 ah->ani[i].rssiThrHigh = ATH9K_ANI_RSSI_THR_HIGH;
 774                 ah->ani[i].rssiThrLow = ATH9K_ANI_RSSI_THR_LOW;
 775                 ah->ani[i].ofdmWeakSigDetectOff =
 776                         !ATH9K_ANI_USE_OFDM_WEAK_SIG;
 777                 ah->ani[i].cckWeakSigThreshold =
 778                         ATH9K_ANI_CCK_WEAK_SIG_THR;
 779                 ah->ani[i].spurImmunityLevel = ATH9K_ANI_SPUR_IMMUNE_LVL;
 780                 ah->ani[i].firstepLevel = ATH9K_ANI_FIRSTEP_LVL;
 781                 ah->ani[i].ofdmPhyErrBase =
 782                         AR_PHY_COUNTMAX - ATH9K_ANI_OFDM_TRIG_HIGH;
 783                 ah->ani[i].cckPhyErrBase =
 784                         AR_PHY_COUNTMAX - ATH9K_ANI_CCK_TRIG_HIGH;
 785         }
 786
 787         DPRINTF(ah->ah_sc, ATH_DBG_ANI,
 788                 "Setting OfdmErrBase = 0x%08x\n",
 789                 ah->ani[0].ofdmPhyErrBase);
 790         DPRINTF(ah->ah_sc, ATH_DBG_ANI, "Setting cckErrBase = 0x%08x\n",
 791                 ah->ani[0].cckPhyErrBase);
 792
 793         REG_WRITE(ah, AR_PHY_ERR_1, ah->ani[0].ofdmPhyErrBase);
 794         REG_WRITE(ah, AR_PHY_ERR_2, ah->ani[0].cckPhyErrBase);
 795         ath9k_enable_mib_counters(ah);
 796
 797         ah->aniperiod = ATH9K_ANI_PERIOD;
 798         if (ah->config.enable_ani)
 799                 ah->proc_phyerr |= HAL_PROCESS_ANI;
 800 }
 801
 802 void ath9k_hw_ani_disable(struct ath_hw *ah)
 803 {
 804         DPRINTF(ah->ah_sc, ATH_DBG_ANI, "Disabling ANI\n");
 805
 806         ath9k_hw_disable_mib_counters(ah);
 807         REG_WRITE(ah, AR_PHY_ERR_1, 0);
 808         REG_WRITE(ah, AR_PHY_ERR_2, 0);
 809 }