1 /******************************************************************************
\r
3 * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
\r
5 * This program is free software; you can redistribute it and/or modify it
\r
6 * under the terms of version 2 of the GNU General Public License as
\r
7 * published by the Free Software Foundation.
\r
9 * This program is distributed in the hope that it will be useful, but WITHOUT
\r
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
\r
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
\r
14 * You should have received a copy of the GNU General Public License along with
\r
15 * this program; if not, write to the Free Software Foundation, Inc.,
\r
16 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
\r
19 ******************************************************************************/
\r
20 #ifndef __INC_HAL8188EPHYCFG_H__
\r
21 #define __INC_HAL8188EPHYCFG_H__
\r
24 /*--------------------------Define Parameters-------------------------------*/
\r
25 #define LOOP_LIMIT 5
\r
26 #define MAX_STALL_TIME 50 //us
\r
27 #define AntennaDiversityValue 0x80 //(Adapter->bSoftwareAntennaDiversity ? 0x00:0x80)
\r
28 #define MAX_TXPWR_IDX_NMODE_92S 63
\r
29 #define Reset_Cnt_Limit 3
\r
31 #ifdef CONFIG_PCI_HCI
\r
32 #define MAX_AGGR_NUM 0x0B
\r
34 #define MAX_AGGR_NUM 0x07
\r
35 #endif // CONFIG_PCI_HCI
\r
38 /*--------------------------Define Parameters-------------------------------*/
\r
41 /*------------------------------Define structure----------------------------*/
\r
43 #define MAX_TX_COUNT_8188E 1
\r
48 /*------------------------------Define structure----------------------------*/
\r
51 /*------------------------Export global variable----------------------------*/
\r
52 /*------------------------Export global variable----------------------------*/
\r
55 /*------------------------Export Marco Definition---------------------------*/
\r
56 /*------------------------Export Marco Definition---------------------------*/
\r
59 /*--------------------------Exported Function prototype---------------------*/
\r
61 // BB and RF register read/write
\r
63 u32 PHY_QueryBBReg8188E( IN PADAPTER Adapter,
\r
66 void PHY_SetBBReg8188E( IN PADAPTER Adapter,
\r
70 u32 PHY_QueryRFReg8188E( IN PADAPTER Adapter,
\r
74 void PHY_SetRFReg8188E( IN PADAPTER Adapter,
\r
81 // Initialization related function
\r
83 /* MAC/BB/RF HAL config */
\r
84 int PHY_MACConfig8188E(IN PADAPTER Adapter );
\r
85 int PHY_BBConfig8188E(IN PADAPTER Adapter );
\r
86 int PHY_RFConfig8188E(IN PADAPTER Adapter );
\r
89 int rtl8188e_PHY_ConfigRFWithParaFile(IN PADAPTER Adapter, IN u8 * pFileName, u8 eRFPath);
\r
94 //extern BOOLEAN PHY_SetRFPowerState(IN PADAPTER Adapter,
\r
95 // IN RT_RF_POWER_STATE eRFPowerState);
\r
100 void PHY_GetTxPowerLevel8188E( IN PADAPTER Adapter,
\r
101 OUT s32* powerlevel );
\r
102 void PHY_SetTxPowerLevel8188E( IN PADAPTER Adapter,
\r
104 BOOLEAN PHY_UpdateTxPowerDbm8188E( IN PADAPTER Adapter,
\r
105 IN int powerInDbm );
\r
108 PHY_SetTxPowerIndex_8188E(
\r
109 IN PADAPTER Adapter,
\r
116 PHY_GetTxPowerIndex_8188E(
\r
117 IN PADAPTER pAdapter,
\r
120 IN CHANNEL_WIDTH BandWidth,
\r
125 // Switch bandwidth for 8192S
\r
127 //extern void PHY_SetBWModeCallback8192C( IN PRT_TIMER pTimer );
\r
128 void PHY_SetBWMode8188E( IN PADAPTER pAdapter,
\r
129 IN CHANNEL_WIDTH ChnlWidth,
\r
130 IN unsigned char Offset );
\r
133 // Set FW CMD IO for 8192S.
\r
135 //extern BOOLEAN HalSetIO8192C( IN PADAPTER Adapter,
\r
136 // IN IO_TYPE IOType);
\r
139 // Set A2 entry to fw for 8192S
\r
141 extern void FillA2Entry8192C( IN PADAPTER Adapter,
\r
147 // channel switch related funciton
\r
149 //extern void PHY_SwChnlCallback8192C( IN PRT_TIMER pTimer );
\r
150 void PHY_SwChnl8188E( IN PADAPTER pAdapter,
\r
154 PHY_SetSwChnlBWMode8188E(
\r
155 IN PADAPTER Adapter,
\r
157 IN CHANNEL_WIDTH Bandwidth,
\r
163 PHY_SetRFEReg_8188E(
\r
164 IN PADAPTER Adapter
\r
167 // BB/MAC/RF other monitor API
\r
169 void PHY_SetMonitorMode8192C(IN PADAPTER pAdapter,
\r
170 IN BOOLEAN bEnableMonitorMode );
\r
172 BOOLEAN PHY_CheckIsLegalRfPath8192C(IN PADAPTER pAdapter,
\r
175 VOID PHY_SetRFPathSwitch_8188E(IN PADAPTER pAdapter, IN BOOLEAN bMain);
\r
178 PHY_SwitchEphyParameter(
\r
179 IN PADAPTER Adapter
\r
183 PHY_EnableHostClkReq(
\r
184 IN PADAPTER Adapter
\r
188 SetAntennaConfig92C(
\r
189 IN PADAPTER Adapter,
\r
194 storePwrIndexDiffRateOffset(
\r
195 IN PADAPTER Adapter,
\r
200 /*--------------------------Exported Function prototype---------------------*/
\r
203 // Initialization related function
\r
205 /* MAC/BB/RF HAL config */
\r
206 //extern s32 PHY_MACConfig8723(PADAPTER padapter);
\r
207 //s32 PHY_BBConfig8723(PADAPTER padapter);
\r
208 //s32 PHY_RFConfig8723(PADAPTER padapter);
\r
212 //==================================================================
\r
213 // Note: If SIC_ENABLE under PCIE, because of the slow operation
\r
215 // 2) "#define RTL8723_FPGA_VERIFICATION 1" in Precomp.h.WlanE.Windows
\r
216 // 3) "#define RTL8190_Download_Firmware_From_Header 0" in Precomp.h.WlanE.Windows if needed.
\r
218 #if (RTL8188E_SUPPORT == 1) && (RTL8188E_FPGA_TRUE_PHY_VERIFICATION == 1)
\r
219 #define SIC_ENABLE 1
\r
220 #define SIC_HW_SUPPORT 1
\r
222 #define SIC_ENABLE 0
\r
223 #define SIC_HW_SUPPORT 0
\r
225 //==================================================================
\r
228 #define SIC_MAX_POLL_CNT 5
\r
230 #if(SIC_HW_SUPPORT == 1)
\r
231 #define SIC_CMD_READY 0
\r
232 #define SIC_CMD_PREWRITE 0x1
\r
233 #if(RTL8188E_SUPPORT == 1)
\r
234 #define SIC_CMD_WRITE 0x40
\r
235 #define SIC_CMD_PREREAD 0x2
\r
236 #define SIC_CMD_READ 0x80
\r
237 #define SIC_CMD_INIT 0xf0
\r
238 #define SIC_INIT_VAL 0xff
\r
240 #define SIC_INIT_REG 0x1b7
\r
241 #define SIC_CMD_REG 0x1EB // 1byte
\r
242 #define SIC_ADDR_REG 0x1E8 // 1b4~1b5, 2 bytes
\r
243 #define SIC_DATA_REG 0x1EC // 1b0~1b3
\r
245 #define SIC_CMD_WRITE 0x11
\r
246 #define SIC_CMD_PREREAD 0x2
\r
247 #define SIC_CMD_READ 0x12
\r
248 #define SIC_CMD_INIT 0x1f
\r
249 #define SIC_INIT_VAL 0xff
\r
251 #define SIC_INIT_REG 0x1b7
\r
252 #define SIC_CMD_REG 0x1b6 // 1byte
\r
253 #define SIC_ADDR_REG 0x1b4 // 1b4~1b5, 2 bytes
\r
254 #define SIC_DATA_REG 0x1b0 // 1b0~1b3
\r
257 #define SIC_CMD_READY 0
\r
258 #define SIC_CMD_WRITE 1
\r
259 #define SIC_CMD_READ 2
\r
261 #if(RTL8188E_SUPPORT == 1)
\r
262 #define SIC_CMD_REG 0x1EB // 1byte
\r
263 #define SIC_ADDR_REG 0x1E8 // 1b9~1ba, 2 bytes
\r
264 #define SIC_DATA_REG 0x1EC // 1bc~1bf
\r
266 #define SIC_CMD_REG 0x1b8 // 1byte
\r
267 #define SIC_ADDR_REG 0x1b9 // 1b9~1ba, 2 bytes
\r
268 #define SIC_DATA_REG 0x1bc // 1bc~1bf
\r
272 #if(SIC_ENABLE == 1)
\r
273 VOID SIC_Init(IN PADAPTER Adapter);
\r
277 #endif // __INC_HAL8192CPHYCFG_H
\r