1 /******************************************************************************
\r
3 * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
\r
5 * This program is free software; you can redistribute it and/or modify it
\r
6 * under the terms of version 2 of the GNU General Public License as
\r
7 * published by the Free Software Foundation.
\r
9 * This program is distributed in the hope that it will be useful, but WITHOUT
\r
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
\r
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
\r
14 * You should have received a copy of the GNU General Public License along with
\r
15 * this program; if not, write to the Free Software Foundation, Inc.,
\r
16 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
\r
18 *******************************************************************************/
\r
19 #ifndef __RTL8723A_SPEC_H__
\r
20 #define __RTL8723A_SPEC_H__
\r
22 #include <rtl8192c_spec.h>
\r
25 //============================================================================
\r
26 // 8723A Regsiter offset definition
\r
27 //============================================================================
\r
29 //-----------------------------------------------------
\r
31 // 0x0000h ~ 0x00FFh System Configuration
\r
33 //-----------------------------------------------------
\r
35 //-----------------------------------------------------
\r
37 // 0x0100h ~ 0x01FFh MACTOP General Configuration
\r
39 //-----------------------------------------------------
\r
41 //-----------------------------------------------------
\r
43 // 0x0200h ~ 0x027Fh TXDMA Configuration
\r
45 //-----------------------------------------------------
\r
47 //-----------------------------------------------------
\r
49 // 0x0280h ~ 0x02FFh RXDMA Configuration
\r
51 //-----------------------------------------------------
\r
53 //-----------------------------------------------------
\r
55 // 0x0300h ~ 0x03FFh PCIe
\r
57 //-----------------------------------------------------
\r
59 //-----------------------------------------------------
\r
61 // 0x0400h ~ 0x047Fh Protocol Configuration
\r
63 //-----------------------------------------------------
\r
65 //-----------------------------------------------------
\r
67 // 0x0500h ~ 0x05FFh EDCA Configuration
\r
69 //-----------------------------------------------------
\r
71 //-----------------------------------------------------
\r
73 // 0x0600h ~ 0x07FFh WMAC Configuration
\r
75 //-----------------------------------------------------
\r
77 #define REG_BT_COEX_TABLE_1 0x06C0
\r
78 #define REG_BT_COEX_TABLE_2 0x06C4
\r
80 //============================================================================
\r
81 // 8723 Regsiter Bit and Content definition
\r
82 //============================================================================
\r
85 // interrupt mask which needs to clear
\r
86 #define MASK_HSISR_CLEAR (HSISR_GPIO12_0_INT |\
\r
87 HSISR_SPS_OCP_INT |\
\r
93 //----------------------------------------------------------------------------
\r
95 //----------------------------------------------------------------------------
\r
97 //============================================================================
\r
98 // General definitions
\r
99 //============================================================================
\r