2 This is part of the rtl8192 driver
3 released under the GPL (See file COPYING for details).
5 This files contains programming code for the rtl8256
8 *Many* thanks to Realtek Corp. for their great support!
13 #include "r8192E_hw.h"
14 #include "r819xE_phyreg.h"
15 #include "r819xE_phy.h"
16 #include "r8190_rtl8256.h"
18 /*--------------------------------------------------------------------------
19 * Overview: set RF band width (20M or 40M)
20 * Input: struct net_device* dev
21 * WIRELESS_BANDWIDTH_E Bandwidth //20M or 40M
24 * Note: 8226 support both 20M and 40 MHz
25 *---------------------------------------------------------------------------*/
26 void PHY_SetRF8256Bandwidth(struct net_device* dev , HT_CHANNEL_WIDTH Bandwidth) //20M or 40M
29 struct r8192_priv *priv = ieee80211_priv(dev);
31 //for(eRFPath = RF90_PATH_A; eRFPath <pHalData->NumTotalRFPath; eRFPath++)
32 for(eRFPath = 0; eRFPath <priv->NumTotalRFPath; eRFPath++)
34 if (!rtl8192_phy_CheckIsLegalRFPath(dev, eRFPath))
39 case HT_CHANNEL_WIDTH_20:
40 if(priv->card_8192_version == VERSION_8190_BD || priv->card_8192_version == VERSION_8190_BE)// 8256 D-cut, E-cut, xiong: consider it later!
42 rtl8192_phy_SetRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, 0x0b, bMask12Bits, 0x100); //phy para:1ba
43 rtl8192_phy_SetRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, 0x2c, bMask12Bits, 0x3d7);
44 rtl8192_phy_SetRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, 0x0e, bMask12Bits, 0x021);
46 //cosa add for sd3's request 01/23/2008
47 //rtl8192_phy_SetRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, 0x14, bMask12Bits, 0x5ab);
51 RT_TRACE(COMP_ERR, "PHY_SetRF8256Bandwidth(): unknown hardware version\n");
55 case HT_CHANNEL_WIDTH_20_40:
56 if(priv->card_8192_version == VERSION_8190_BD ||priv->card_8192_version == VERSION_8190_BE)// 8256 D-cut, E-cut, xiong: consider it later!
58 rtl8192_phy_SetRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, 0x0b, bMask12Bits, 0x300); //phy para:3ba
59 rtl8192_phy_SetRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, 0x2c, bMask12Bits, 0x3ff);
60 rtl8192_phy_SetRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, 0x0e, bMask12Bits, 0x0e1);
62 //cosa add for sd3's request 01/23/2008
64 if(priv->chan == 3 || priv->chan == 9) //I need to set priv->chan whenever current channel changes
65 rtl8192_phy_SetRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, 0x14, bMask12Bits, 0x59b);
67 rtl8192_phy_SetRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, 0x14, bMask12Bits, 0x5ab);
72 RT_TRACE(COMP_ERR, "PHY_SetRF8256Bandwidth(): unknown hardware version\n");
78 RT_TRACE(COMP_ERR, "PHY_SetRF8256Bandwidth(): unknown Bandwidth: %#X\n",Bandwidth );
84 /*--------------------------------------------------------------------------
85 * Overview: Interface to config 8256
86 * Input: struct net_device* dev
89 *---------------------------------------------------------------------------*/
90 RT_STATUS PHY_RF8256_Config(struct net_device* dev)
92 struct r8192_priv *priv = ieee80211_priv(dev);
93 // Initialize general global value
95 RT_STATUS rtStatus = RT_STATUS_SUCCESS;
96 // TODO: Extend RF_PATH_C and RF_PATH_D in the future
97 priv->NumTotalRFPath = RTL819X_TOTAL_RF_PATH;
99 rtStatus = phy_RF8256_Config_ParaFile(dev);
103 /*--------------------------------------------------------------------------
104 * Overview: Interface to config 8256
105 * Input: struct net_device* dev
108 *---------------------------------------------------------------------------*/
109 RT_STATUS phy_RF8256_Config_ParaFile(struct net_device* dev)
113 RT_STATUS rtStatus = RT_STATUS_SUCCESS;
114 BB_REGISTER_DEFINITION_T *pPhyReg;
115 struct r8192_priv *priv = ieee80211_priv(dev);
116 u32 RegOffSetToBeCheck = 0x3;
117 u32 RegValueToBeCheck = 0x7f1;
118 u32 RF3_Final_Value = 0;
119 u8 ConstRetryTimes = 5, RetryTimes = 5;
121 //3//-----------------------------------------------------------------
122 //3// <2> Initialize RF
123 //3//-----------------------------------------------------------------
124 for(eRFPath = (RF90_RADIO_PATH_E)RF90_PATH_A; eRFPath <priv->NumTotalRFPath; eRFPath++)
126 if (!rtl8192_phy_CheckIsLegalRFPath(dev, eRFPath))
129 pPhyReg = &priv->PHYRegDef[eRFPath];
131 // Joseph test for shorten RF config
132 // pHalData->RfReg0Value[eRFPath] = rtl8192_phy_QueryRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, rGlobalCtrl, bMaskDWord);
134 /*----Store original RFENV control type----*/
139 u4RegValue = rtl8192_QueryBBReg(dev, pPhyReg->rfintfs, bRFSI_RFENV);
143 u4RegValue = rtl8192_QueryBBReg(dev, pPhyReg->rfintfs, bRFSI_RFENV<<16);
147 /*----Set RF_ENV enable----*/
148 rtl8192_setBBreg(dev, pPhyReg->rfintfe, bRFSI_RFENV<<16, 0x1);
150 /*----Set RF_ENV output high----*/
151 rtl8192_setBBreg(dev, pPhyReg->rfintfo, bRFSI_RFENV, 0x1);
153 /* Set bit number of Address and Data for RF register */
154 rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, b3WireAddressLength, 0x0); // Set 0 to 4 bits for Z-serial and set 1 to 6 bits for 8258
155 rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); // Set 0 to 12 bits for Z-serial and 8258, and set 1 to 14 bits for ???
157 rtl8192_phy_SetRFReg(dev, (RF90_RADIO_PATH_E) eRFPath, 0x0, bMask12Bits, 0xbf);
159 /*----Check RF block (for FPGA platform only)----*/
160 // TODO: this function should be removed on ASIC , Emily 2007.2.2
161 rtStatus = rtl8192_phy_checkBBAndRF(dev, HW90_BLOCK_RF, (RF90_RADIO_PATH_E)eRFPath);
162 if(rtStatus!= RT_STATUS_SUCCESS)
164 RT_TRACE(COMP_ERR, "PHY_RF8256_Config():Check Radio[%d] Fail!!\n", eRFPath);
165 goto phy_RF8256_Config_ParaFile_Fail;
168 RetryTimes = ConstRetryTimes;
170 /*----Initialize RF fom connfiguration file----*/
174 while(RF3_Final_Value!=RegValueToBeCheck && RetryTimes!=0)
176 ret = rtl8192_phy_ConfigRFWithHeaderFile(dev,(RF90_RADIO_PATH_E)eRFPath);
177 RF3_Final_Value = rtl8192_phy_QueryRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, RegOffSetToBeCheck, bMask12Bits);
178 RT_TRACE(COMP_RF, "RF %d %d register final value: %x\n", eRFPath, RegOffSetToBeCheck, RF3_Final_Value);
183 while(RF3_Final_Value!=RegValueToBeCheck && RetryTimes!=0)
185 ret = rtl8192_phy_ConfigRFWithHeaderFile(dev,(RF90_RADIO_PATH_E)eRFPath);
186 RF3_Final_Value = rtl8192_phy_QueryRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, RegOffSetToBeCheck, bMask12Bits);
187 RT_TRACE(COMP_RF, "RF %d %d register final value: %x\n", eRFPath, RegOffSetToBeCheck, RF3_Final_Value);
192 while(RF3_Final_Value!=RegValueToBeCheck && RetryTimes!=0)
194 ret = rtl8192_phy_ConfigRFWithHeaderFile(dev,(RF90_RADIO_PATH_E)eRFPath);
195 RF3_Final_Value = rtl8192_phy_QueryRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, RegOffSetToBeCheck, bMask12Bits);
196 RT_TRACE(COMP_RF, "RF %d %d register final value: %x\n", eRFPath, RegOffSetToBeCheck, RF3_Final_Value);
201 while(RF3_Final_Value!=RegValueToBeCheck && RetryTimes!=0)
203 ret = rtl8192_phy_ConfigRFWithHeaderFile(dev,(RF90_RADIO_PATH_E)eRFPath);
204 RF3_Final_Value = rtl8192_phy_QueryRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, RegOffSetToBeCheck, bMask12Bits);
205 RT_TRACE(COMP_RF, "RF %d %d register final value: %x\n", eRFPath, RegOffSetToBeCheck, RF3_Final_Value);
211 /*----Restore RFENV control type----*/;
216 rtl8192_setBBreg(dev, pPhyReg->rfintfs, bRFSI_RFENV, u4RegValue);
220 rtl8192_setBBreg(dev, pPhyReg->rfintfs, bRFSI_RFENV<<16, u4RegValue);
225 RT_TRACE(COMP_ERR, "phy_RF8256_Config_ParaFile():Radio[%d] Fail!!", eRFPath);
226 goto phy_RF8256_Config_ParaFile_Fail;
231 RT_TRACE(COMP_PHY, "PHY Initialization Success\n") ;
232 return RT_STATUS_SUCCESS;
234 phy_RF8256_Config_ParaFile_Fail:
235 RT_TRACE(COMP_ERR, "PHY Initialization failed\n") ;
236 return RT_STATUS_FAILURE;
240 void PHY_SetRF8256CCKTxPower(struct net_device* dev, u8 powerlevel)
243 struct r8192_priv *priv = ieee80211_priv(dev);
247 TxAGC |= ((powerlevel<<8)|powerlevel);
248 TxAGC += priv->CCKTxPowerLevelOriginalOffset;
250 if(priv->bDynamicTxLowPower == true //cosa 04282008 for cck long range
251 /*pMgntInfo->bScanInProgress == TRUE*/ ) //cosa 05/22/2008 for scan
253 if(priv->CustomerID == RT_CID_819x_Netcore)
256 TxAGC += ((priv->CckPwEnl<<8)|priv->CckPwEnl);
259 byte0 = (u8)(TxAGC & 0xff);
260 byte1 = (u8)((TxAGC & 0xff00)>>8);
265 if(priv->rf_type == RF_2T4R) //Only 2T4R you have to care the Antenna Tx Power offset
266 { // check antenna C over the max index 0x24
267 if(priv->RF_C_TxPwDiff > 0)
269 if( (byte0 + (u8)priv->RF_C_TxPwDiff) > 0x24)
270 byte0 = 0x24 - priv->RF_C_TxPwDiff;
271 if( (byte1 + (u8)priv->RF_C_TxPwDiff) > 0x24)
272 byte1 = 0x24 - priv->RF_C_TxPwDiff;
275 TxAGC = (byte1<<8) |byte0;
276 write_nic_dword(dev, CCK_TXAGC, TxAGC);
281 if(priv->bDynamicTxLowPower == true)//cosa 04282008 for cck long range
283 if(priv->CustomerID == RT_CID_819x_Netcore)
286 TxAGC += priv->CckPwEnl;
290 rtl8192_setBBreg(dev, rTxAGC_CCK_Mcs32, bTxAGCRateCCK, TxAGC);
296 void PHY_SetRF8256OFDMTxPower(struct net_device* dev, u8 powerlevel)
298 struct r8192_priv *priv = ieee80211_priv(dev);
299 //Joseph TxPower for 8192 testing
301 u32 TxAGC1=0, TxAGC2=0, TxAGC2_tmp = 0;
302 u8 i, byteVal1[4], byteVal2[4], byteVal3[4];
304 if(priv->bDynamicTxHighPower == true) //Add by Jacken 2008/03/06
306 TxAGC1 |= ((powerlevel<<24)|(powerlevel<<16)|(powerlevel<<8)|powerlevel);
310 TxAGC1 += priv->MCSTxPowerLevelOriginalOffset[0];
314 TxAGC2_tmp += priv->MCSTxPowerLevelOriginalOffset[1];
318 TxAGC1 |= ((powerlevel<<24)|(powerlevel<<16)|(powerlevel<<8)|powerlevel);
321 TxAGC1 += priv->MCSTxPowerLevelOriginalOffset[0];
322 TxAGC2 += priv->MCSTxPowerLevelOriginalOffset[1];
329 byteVal1[i] = (u8)( (TxAGC1 & (0xff<<(i*8))) >>(i*8) );
330 if(byteVal1[i] > 0x24)
332 byteVal2[i] = (u8)( (TxAGC2 & (0xff<<(i*8))) >>(i*8) );
333 if(byteVal2[i] > 0x24)
337 byteVal3[i] = (u8)( (TxAGC2_tmp & (0xff<<(i*8))) >>(i*8) );
338 if(byteVal3[i] > 0x24)
342 if(priv->rf_type == RF_2T4R) //Only 2T4R you have to care the Antenna Tx Power offset
343 { // check antenna C over the max index 0x24
344 if(priv->RF_C_TxPwDiff > 0)
348 if( (byteVal1[i] + (u8)priv->RF_C_TxPwDiff) > 0x24)
349 byteVal1[i] = 0x24 - priv->RF_C_TxPwDiff;
350 if( (byteVal2[i] + (u8)priv->RF_C_TxPwDiff) > 0x24)
351 byteVal2[i] = 0x24 - priv->RF_C_TxPwDiff;
352 if( (byteVal3[i] + (u8)priv->RF_C_TxPwDiff) > 0x24)
353 byteVal3[i] = 0x24 - priv->RF_C_TxPwDiff;
358 TxAGC1 = (byteVal1[3]<<24) | (byteVal1[2]<<16) |(byteVal1[1]<<8) |byteVal1[0];
359 TxAGC2 = (byteVal2[3]<<24) | (byteVal2[2]<<16) |(byteVal2[1]<<8) |byteVal2[0];
362 TxAGC2_tmp = (byteVal3[3]<<24) | (byteVal3[2]<<16) |(byteVal3[1]<<8) |byteVal3[0];
363 priv->Pwr_Track = TxAGC2_tmp;
364 //DbgPrint("TxAGC2_tmp = 0x%x\n", TxAGC2_tmp);
366 //DbgPrint("TxAGC1/TxAGC2 = 0x%x/0x%x\n", TxAGC1, TxAGC2);
367 write_nic_dword(dev, MCS_TXAGC, TxAGC1);
368 write_nic_dword(dev, MCS_TXAGC+4, TxAGC2);
371 u32 writeVal, powerBase0, powerBase1, writeVal_tmp;
373 u16 RegOffset[6] = {0xe00, 0xe04, 0xe10, 0xe14, 0xe18, 0xe1c};
374 u8 byte0, byte1, byte2, byte3;
376 powerBase0 = powerlevel + priv->LegacyHTTxPowerDiff; //OFDM rates
377 powerBase0 = (powerBase0<<24) | (powerBase0<<16) |(powerBase0<<8) |powerBase0;
378 powerBase1 = powerlevel; //MCS rates
379 powerBase1 = (powerBase1<<24) | (powerBase1<<16) |(powerBase1<<8) |powerBase1;
381 for(index=0; index<6; index++)
383 writeVal = priv->MCSTxPowerLevelOriginalOffset[index] + ((index<2)?powerBase0:powerBase1);
384 byte0 = (u8)(writeVal & 0x7f);
385 byte1 = (u8)((writeVal & 0x7f00)>>8);
386 byte2 = (u8)((writeVal & 0x7f0000)>>16);
387 byte3 = (u8)((writeVal & 0x7f000000)>>24);
388 if(byte0 > 0x24) // Max power index = 0x24
399 writeVal_tmp = (byte3<<24) | (byte2<<16) |(byte1<<8) |byte0;
400 priv->Pwr_Track = writeVal_tmp;
403 if(priv->bDynamicTxHighPower == true) //Add by Jacken 2008/03/06 //when DM implement, add this
405 writeVal = 0x03030303;
409 writeVal = (byte3<<24) | (byte2<<16) |(byte1<<8) |byte0;
411 rtl8192_setBBreg(dev, RegOffset[index], 0x7f7f7f7f, writeVal);
418 #define MAX_DOZE_WAITING_TIMES_9x 64
421 struct net_device* dev,
422 RT_RF_POWER_STATE eRFPowerState
425 struct r8192_priv *priv = ieee80211_priv(dev);
426 PRT_POWER_SAVE_CONTROL pPSC = (PRT_POWER_SAVE_CONTROL)(&(priv->ieee80211->PowerSaveControl));
429 u8 i = 0, QueueID = 0;
430 //ptx_ring head=NULL,tail=NULL;
431 struct rtl8192_tx_ring *ring = NULL;
433 if(priv->SetRFPowerStateInProgress == true)
435 //RT_TRACE(COMP_PS, "===========> SetRFPowerState8190()!\n");
436 priv->SetRFPowerStateInProgress = true;
438 switch(priv->rf_chip)
441 switch( eRFPowerState )
444 //RT_TRACE(COMP_PS, "SetRFPowerState8190() eRfOn !\n");
445 //RXTX enable control: On
446 //for(eRFPath = 0; eRFPath <pHalData->NumTotalRFPath; eRFPath++)
447 // PHY_SetRFReg(dev, (RF90_RADIO_PATH_E)eRFPath, 0x4, 0xC00, 0x2);
449 if(priv->rf_type == RF_2T4R)
452 rtl8192_setBBreg(dev, rFPGA0_XA_RFInterfaceOE, BIT4, 0x1); // 0x860[4]
454 rtl8192_setBBreg(dev, rFPGA0_XC_RFInterfaceOE, BIT4, 0x1); // 0x868[4]
455 //analog to digital on
456 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter4, 0xf00, 0xf);// 0x88c[11:8]
457 //digital to analog on
458 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter1, 0x1e0, 0xf); // 0x880[8:5]
460 rtl8192_setBBreg(dev, rOFDM0_TRxPathEnable, 0xf, 0xf);// 0xc04[3:0]
462 rtl8192_setBBreg(dev, rOFDM1_TRxPathEnable, 0xf, 0xf);// 0xd04[3:0]
463 //analog to digital part2 on
464 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter1, 0x1e00, 0xf); // 0x880[12:9]
466 else if(priv->rf_type == RF_1T2R) //RF-C, RF-D
469 rtl8192_setBBreg(dev, rFPGA0_XC_RFInterfaceOE, BIT4, 0x1); // 0x868[4]
470 //analog to digital on
471 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter4, 0xc00, 0x3);// 0x88c[11:10]
472 //digital to analog on
473 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter1, 0x180, 0x3); // 0x880[8:7]
475 rtl8192_setBBreg(dev, rOFDM0_TRxPathEnable, 0xc, 0x3);// 0xc04[3:2]
477 rtl8192_setBBreg(dev, rOFDM1_TRxPathEnable, 0xc, 0x3);// 0xd04[3:2]
478 //analog to digital part2 on
479 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter1, 0x1800, 0x3); // 0x880[12:11]
481 else if(priv->rf_type == RF_1T1R) //RF-C
484 rtl8192_setBBreg(dev, rFPGA0_XC_RFInterfaceOE, BIT4, 0x1); // 0x868[4]
485 //analog to digital on
486 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter4, 0x400, 0x1);// 0x88c[10]
487 //digital to analog on
488 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter1, 0x80, 0x1); // 0x880[7]
490 rtl8192_setBBreg(dev, rOFDM0_TRxPathEnable, 0x4, 0x1);// 0xc04[2]
492 rtl8192_setBBreg(dev, rOFDM1_TRxPathEnable, 0x4, 0x1);// 0xd04[2]
493 //analog to digital part2 on
494 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter1, 0x800, 0x1); // 0x880[11]
497 #elif defined RTL8192E
499 if((priv->ieee80211->eRFPowerState == eRfOff) && RT_IN_PS_LEVEL(pPSC, RT_RF_OFF_LEVL_HALT_NIC))
500 { // The current RF state is OFF and the RF OFF level is halting the NIC, re-initialize the NIC.
501 bool rtstatus = true;
502 u32 InitializeCount = 3;
506 priv->RegRfOff = false;
507 rtstatus = NicIFEnableNIC(dev);
508 }while( (rtstatus != true) &&(InitializeCount >0) );
512 RT_TRACE(COMP_ERR,"%s():Initialize Adapter fail,return\n",__FUNCTION__);
513 priv->SetRFPowerStateInProgress = false;
517 RT_CLEAR_PS_LEVEL(pPSC, RT_RF_OFF_LEVL_HALT_NIC);
519 write_nic_byte(dev, ANAPAR, 0x37);//160MHz
520 //write_nic_byte(dev, MacBlkCtrl, 0x17); // 0x403
522 //enable clock 80/88 MHz
523 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter1, 0x4, 0x1); // 0x880[2]
524 priv->bHwRfOffAction = 0;
529 rtl8192_setBBreg(dev, rFPGA0_XA_RFInterfaceOE, BIT4, 0x1); // 0x860[4]
530 //analog to digital on
531 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter4, 0x300, 0x3);// 0x88c[9:8]
532 //digital to analog on
533 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter1, 0x18, 0x3); // 0x880[4:3]
535 rtl8192_setBBreg(dev, rOFDM0_TRxPathEnable, 0x3, 0x3);// 0xc04[1:0]
537 rtl8192_setBBreg(dev, rOFDM1_TRxPathEnable, 0x3, 0x3);// 0xd04[1:0]
538 //analog to digital part2 on
539 rtl8192_setBBreg(dev, rFPGA0_AnalogParameter1, 0x60, 0x3); // 0x880[6:5]
541 // Baseband reset 2008.09.30 add
542 //write_nic_byte(dev, BB_RESET, (read_nic_byte(dev, BB_RESET)|BIT0));
546 //rtl8192_setBBreg(dev, rFPGA0_AnalogParameter2, 0x20000000, 0x1); // 0x884
547 //analog to digital part2 on
548 //rtl8192_setBBreg(dev, rFPGA0_AnalogParameter1, 0x60, 0x3); // 0x880[6:5]
551 //digital to analog on
552 //rtl8192_setBBreg(dev, rFPGA0_AnalogParameter1, 0x98, 0x13); // 0x880[4:3]
553 //analog to digital on
554 //rtl8192_setBBreg(dev, rFPGA0_AnalogParameter4, 0xf03, 0xf03);// 0x88c[9:8]
556 //PHY_SetBBReg(dev, rOFDM0_TRxPathEnable, 0x3, 0x3);// 0xc04[1:0]
557 //rx antenna on 2008.09.30 mark
558 //PHY_SetBBReg(dev, rOFDM1_TRxPathEnable, 0x3, 0x3);// 0xd04[1:0]
562 //rtl8192_setBBreg(dev, rFPGA0_XA_RFInterfaceOE, BIT4, 0x1); // 0x860[4]
563 //rtl8192_setBBreg(dev, rFPGA0_XB_RFInterfaceOE, BIT4, 0x1); // 0x864[4]
571 // In current solution, RFSleep=RFOff in order to save power under 802.11 power save.
572 // By Bruce, 2008-01-16.
576 // HW setting had been configured with deeper mode.
577 if(priv->ieee80211->eRFPowerState == eRfOff)
580 // Update current RF state variable.
581 //priv->ieee80211->eRFPowerState = eRFPowerState;
583 //if (pPSC->bLeisurePs)
585 for(QueueID = 0, i = 0; QueueID < MAX_TX_QUEUE; )
587 ring = &priv->tx_ring[QueueID];
589 if(skb_queue_len(&ring->queue) == 0)
596 RT_TRACE((COMP_POWER|COMP_RF), "eRf Off/Sleep: %d times TcbBusyQueue[%d] !=0 before doze!\n", (i+1), QueueID);
601 if(i >= MAX_DOZE_WAITING_TIMES_9x)
603 RT_TRACE(COMP_POWER, "\n\n\n TimeOut!! SetRFPowerState8190(): eRfOff: %d times TcbBusyQueue[%d] != 0 !!!\n\n\n", MAX_DOZE_WAITING_TIMES_9x, QueueID);
609 //if(Adapter->HardwareType == HARDWARE_TYPE_RTL8190P)
612 PHY_SetRtl8190pRfOff(dev);
614 //else if(Adapter->HardwareType == HARDWARE_TYPE_RTL8192E)
615 #elif defined RTL8192E
617 PHY_SetRtl8192eRfOff(dev);
624 //RT_TRACE(COMP_PS, "SetRFPowerState8190() eRfOff/Sleep !\n");
626 // Update current RF state variable.
627 //priv->ieee80211->eRFPowerState = eRFPowerState;
630 // Disconnect with Any AP or STA.
632 for(QueueID = 0, i = 0; QueueID < MAX_TX_QUEUE; )
634 ring = &priv->tx_ring[QueueID];
636 if(skb_queue_len(&ring->queue) == 0)
644 "eRf Off/Sleep: %d times TcbBusyQueue[%d] !=0 before doze!\n", (i+1), QueueID);
649 if(i >= MAX_DOZE_WAITING_TIMES_9x)
651 RT_TRACE(COMP_POWER, "\n\n\n SetZebraRFPowerState8185B(): eRfOff: %d times TcbBusyQueue[%d] != 0 !!!\n\n\n", MAX_DOZE_WAITING_TIMES_9x, QueueID);
656 //if(Adapter->HardwareType == HARDWARE_TYPE_RTL8190P)
659 PHY_SetRtl8190pRfOff(dev);
661 //else if(Adapter->HardwareType == HARDWARE_TYPE_RTL8192E)
662 #elif defined RTL8192E
664 //if(pPSC->RegRfPsLevel & RT_RF_OFF_LEVL_HALT_NIC && !RT_IN_PS_LEVEL(pPSC, RT_RF_OFF_LEVL_HALT_NIC) && priv->ieee80211->RfOffReason > RF_CHANGE_BY_PS)
665 if (pPSC->RegRfPsLevel & RT_RF_OFF_LEVL_HALT_NIC && !RT_IN_PS_LEVEL(pPSC, RT_RF_OFF_LEVL_HALT_NIC))
666 { // Disable all components.
669 // NicIFSetLinkStatus is a big problem when we indicate the status to OS,
670 // the OS(XP) will reset. But now, we cnnot find why the NIC is hard to receive
671 // packets after RF ON. Just keep this function here and still work to find out the root couse.
672 // By Bruce, 2009-05-01.
674 //NicIFSetLinkStatus( Adapter, RT_MEDIA_DISCONNECT );
675 //if HW radio of , need to indicate scan complete first for not be reset.
676 //if(MgntScanInProgress(pMgntInfo))
677 // MgntResetScanProcess( Adapter );
679 // <1> Disable Interrupt
680 //rtl8192_irq_disable(dev);
681 // <2> Stop all timer
682 //MgntCancelAllTimer(Adapter);
683 // <3> Disable Adapter
684 //NicIFHaltAdapter(Adapter, false);
685 NicIFDisableNIC(dev);
686 RT_SET_PS_LEVEL(pPSC, RT_RF_OFF_LEVL_HALT_NIC);
688 else if (!(pPSC->RegRfPsLevel & RT_RF_OFF_LEVL_HALT_NIC))
690 // IPS should go to this.
691 PHY_SetRtl8192eRfOff(dev);
697 RT_TRACE(COMP_DBG,DBG_TRACE,("It is not 8190Pci and 8192PciE \n"));
705 RT_TRACE(COMP_ERR, "SetRFPowerState8190(): unknow state to set: 0x%X!!!\n", eRFPowerState);
712 RT_TRACE(COMP_ERR, "SetRFPowerState8190(): Unknown RF type\n");
718 // Update current RF state variable.
719 priv->ieee80211->eRFPowerState = eRFPowerState;
722 //printk("%s()priv->ieee80211->eRFPowerState:%s\n" ,__func__,priv->ieee80211->eRFPowerState == eRfOn ? "On" : "Off");
723 priv->SetRFPowerStateInProgress = false;
724 //RT_TRACE(COMP_PS, "<=========== SetRFPowerState8190() bResult = %d!\n", bResult);
732 // Change RF power state.
735 // This function must be executed in re-schdulable context,
736 // ie. PASSIVE_LEVEL.
738 // 050823, by rcnjko.
742 struct net_device* dev,
743 RT_RF_POWER_STATE eRFPowerState
746 struct r8192_priv *priv = ieee80211_priv(dev);
748 bool bResult = false;
750 RT_TRACE(COMP_RF,"---------> SetRFPowerState(): eRFPowerState(%d)\n", eRFPowerState);
752 if(eRFPowerState == priv->ieee80211->eRFPowerState && priv->bHwRfOffAction == 0)
754 if(eRFPowerState == priv->ieee80211->eRFPowerState)
757 RT_TRACE(COMP_POWER, "<--------- SetRFPowerState(): discard the request for eRFPowerState(%d) is the same.\n", eRFPowerState);
761 bResult = SetRFPowerState8190(dev, eRFPowerState);
763 RT_TRACE(COMP_POWER, "<--------- SetRFPowerState(): bResult(%d)\n", bResult);
770 struct net_device* dev
773 struct r8192_priv *priv = ieee80211_priv(dev);
776 bool bFilterOutNonAssociatedBSSID = false;
778 //IEEE80211_DEBUG(IEEE80211_DL_TRACE, "XXXXXXXXXX MgntDisconnect IBSS\n");
780 priv->ieee80211->state = IEEE80211_NOLINK;
782 // PlatformZeroMemory( pMgntInfo->Bssid, 6 );
783 for(i=0;i<6;i++) priv->ieee80211->current_network.bssid[i]= 0x55;
784 priv->OpMode = RT_OP_MODE_NO_LINK;
785 write_nic_word(dev, BSSIDR, ((u16*)priv->ieee80211->current_network.bssid)[0]);
786 write_nic_dword(dev, BSSIDR+2, ((u32*)(priv->ieee80211->current_network.bssid+2))[0]);
788 RT_OP_MODE OpMode = priv->OpMode;
789 //LED_CTL_MODE LedAction = LED_CTL_NO_LINK;
790 u8 btMsr = read_nic_byte(dev, MSR);
796 case RT_OP_MODE_INFRASTRUCTURE:
797 btMsr |= MSR_LINK_MANAGED;
798 //LedAction = LED_CTL_LINK;
801 case RT_OP_MODE_IBSS:
802 btMsr |= MSR_LINK_ADHOC;
803 // led link set separate
807 btMsr |= MSR_LINK_MASTER;
808 //LedAction = LED_CTL_LINK;
812 btMsr |= MSR_LINK_NONE;
816 write_nic_byte(dev, MSR, btMsr);
819 //Adapter->HalFunc.LedControlHandler(Adapter, LedAction);
821 ieee80211_stop_send_beacons(priv->ieee80211);
823 // If disconnect, clear RCR CBSSID bit
824 bFilterOutNonAssociatedBSSID = false;
827 Type = bFilterOutNonAssociatedBSSID;
828 RegRCR = read_nic_dword(dev,RCR);
829 priv->ReceiveConfig = RegRCR;
831 RegRCR |= (RCR_CBSSID);
832 else if (Type == false)
833 RegRCR &= (~RCR_CBSSID);
836 write_nic_dword(dev, RCR,RegRCR);
837 priv->ReceiveConfig = RegRCR;
841 //MgntIndicateMediaStatus( Adapter, RT_MEDIA_DISCONNECT, GENERAL_INDICATE );
842 notify_wx_assoc_event(priv->ieee80211);
847 MlmeDisassociateRequest(
848 struct net_device* dev,
853 struct r8192_priv *priv = ieee80211_priv(dev);
856 RemovePeerTS(priv->ieee80211, asSta);
858 SendDisassociation( priv->ieee80211, asSta, asRsn );
860 if(memcpy(priv->ieee80211->current_network.bssid,asSta,6) == NULL)
862 //ShuChen TODO: change media status.
863 //ShuChen TODO: What to do when disassociate.
864 priv->ieee80211->state = IEEE80211_NOLINK;
865 //pMgntInfo->AsocTimestamp = 0;
866 for(i=0;i<6;i++) priv->ieee80211->current_network.bssid[i] = 0x22;
867 // pMgntInfo->mBrates.Length = 0;
868 // Adapter->HalFunc.SetHwRegHandler( Adapter, HW_VAR_BASIC_RATE, (pu1Byte)(&pMgntInfo->mBrates) );
869 priv->OpMode = RT_OP_MODE_NO_LINK;
871 RT_OP_MODE OpMode = priv->OpMode;
872 //LED_CTL_MODE LedAction = LED_CTL_NO_LINK;
873 u8 btMsr = read_nic_byte(dev, MSR);
879 case RT_OP_MODE_INFRASTRUCTURE:
880 btMsr |= MSR_LINK_MANAGED;
881 //LedAction = LED_CTL_LINK;
884 case RT_OP_MODE_IBSS:
885 btMsr |= MSR_LINK_ADHOC;
886 // led link set separate
890 btMsr |= MSR_LINK_MASTER;
891 //LedAction = LED_CTL_LINK;
895 btMsr |= MSR_LINK_NONE;
899 write_nic_byte(dev, MSR, btMsr);
902 //Adapter->HalFunc.LedControlHandler(Adapter, LedAction);
904 ieee80211_disassociate(priv->ieee80211);
906 write_nic_word(dev, BSSIDR, ((u16*)priv->ieee80211->current_network.bssid)[0]);
907 write_nic_dword(dev, BSSIDR+2, ((u32*)(priv->ieee80211->current_network.bssid+2))[0]);
916 struct net_device* dev,
920 struct r8192_priv *priv = ieee80211_priv(dev);
921 bool bFilterOutNonAssociatedBSSID = false;
924 // Commented out by rcnjko, 2005.01.27:
925 // I move SecClearAllKeys() to MgntActSet_802_11_DISASSOCIATE().
927 // //2004/09/15, kcwu, the key should be cleared, or the new handshaking will not success
928 // SecClearAllKeys(Adapter);
930 // In WPA WPA2 need to Clear all key ... because new key will set after new handshaking.
932 if( pMgntInfo->SecurityInfo.AuthMode > RT_802_11AuthModeAutoSwitch ||
933 (pMgntInfo->bAPSuportCCKM && pMgntInfo->bCCX8021xenable) ) // In CCKM mode will Clear key
935 SecClearAllKeys(Adapter);
936 RT_TRACE(COMP_SEC, DBG_LOUD,("======>CCKM clear key..."))
939 // If disconnect, clear RCR CBSSID bit
940 bFilterOutNonAssociatedBSSID = false;
944 Type = bFilterOutNonAssociatedBSSID;
945 //Adapter->HalFunc.GetHwRegHandler(Adapter, HW_VAR_RCR, (pu1Byte)(&RegRCR));
946 RegRCR = read_nic_dword(dev,RCR);
947 priv->ReceiveConfig = RegRCR;
950 RegRCR |= (RCR_CBSSID);
951 else if (Type == false)
952 RegRCR &= (~RCR_CBSSID);
954 write_nic_dword(dev, RCR,RegRCR);
955 priv->ReceiveConfig = RegRCR;
959 // 2004.10.11, by rcnjko.
960 //MlmeDisassociateRequest( Adapter, pMgntInfo->Bssid, disas_lv_ss );
961 MlmeDisassociateRequest( dev, priv->ieee80211->current_network.bssid, asRsn );
963 priv->ieee80211->state = IEEE80211_NOLINK;
964 //pMgntInfo->AsocTimestamp = 0;
970 struct net_device* dev,
974 struct r8192_priv *priv = ieee80211_priv(dev);
977 // Schedule an workitem to wake up for ps mode, 070109, by rcnjko.
980 if(pMgntInfo->mPss != eAwake)
983 // Using AwkaeTimer to prevent mismatch ps state.
984 // In the timer the state will be changed according to the RF is being awoke or not. By Bruce, 2007-10-31.
986 // PlatformScheduleWorkItem( &(pMgntInfo->AwakeWorkItem) );
987 PlatformSetTimer( Adapter, &(pMgntInfo->AwakeTimer), 0 );
990 // Follow 8180 AP mode, 2005.05.30, by rcnjko.
992 if(pMgntInfo->mActingAsAp)
994 RT_TRACE(COMP_MLME, DBG_LOUD, ("MgntDisconnect() ===> AP_DisassociateAllStation\n"));
995 AP_DisassociateAllStation(Adapter, unspec_reason);
999 // Indication of disassociation event.
1000 //DrvIFIndicateDisassociation(Adapter, asRsn);
1002 // In adhoc mode, update beacon frame.
1003 if( priv->ieee80211->state == IEEE80211_LINKED )
1005 if( priv->ieee80211->iw_mode == IW_MODE_ADHOC )
1007 //RT_TRACE(COMP_MLME, "MgntDisconnect() ===> MgntDisconnectIBSS\n");
1008 MgntDisconnectIBSS(dev);
1010 if( priv->ieee80211->iw_mode == IW_MODE_INFRA )
1012 // We clear key here instead of MgntDisconnectAP() because that
1013 // MgntActSet_802_11_DISASSOCIATE() is an interface called by OS,
1014 // e.g. OID_802_11_DISASSOCIATE in Windows while as MgntDisconnectAP() is
1015 // used to handle disassociation related things to AP, e.g. send Disassoc
1016 // frame to AP. 2005.01.27, by rcnjko.
1017 //IEEE80211_DEBUG(IEEE80211_DL_TRACE,"MgntDisconnect() ===> MgntDisconnectAP\n");
1018 MgntDisconnectAP(dev, asRsn);
1021 // Inidicate Disconnect, 2005.02.23, by rcnjko.
1022 //MgntIndicateMediaStatus( Adapter, RT_MEDIA_DISCONNECT, GENERAL_INDICATE);
1030 // Chang RF Power State.
1031 // Note that, only MgntActSet_RF_State() is allowed to set HW_VAR_RF_STATE.
1037 MgntActSet_RF_State(
1038 struct net_device* dev,
1039 RT_RF_POWER_STATE StateToSet,
1040 RT_RF_CHANGE_SOURCE ChangeSource
1043 struct r8192_priv *priv = ieee80211_priv(dev);
1044 bool bActionAllowed = false;
1045 bool bConnectBySSID = false;
1046 RT_RF_POWER_STATE rtState;
1047 u16 RFWaitCounter = 0;
1049 RT_TRACE(COMP_POWER, "===>MgntActSet_RF_State(): StateToSet(%d)\n",StateToSet);
1052 //1//<1>Prevent the race condition of RF state change.
1054 // Only one thread can change the RF state at one time, and others should wait to be executed. By Bruce, 2007-11-28.
1058 spin_lock_irqsave(&priv->rf_ps_lock,flag);
1059 if(priv->RFChangeInProgress)
1061 spin_unlock_irqrestore(&priv->rf_ps_lock,flag);
1062 RT_TRACE(COMP_POWER, "MgntActSet_RF_State(): RF Change in progress! Wait to set..StateToSet(%d).\n", StateToSet);
1064 // Set RF after the previous action is done.
1065 while(priv->RFChangeInProgress)
1068 RT_TRACE(COMP_POWER, "MgntActSet_RF_State(): Wait 1 ms (%d times)...\n", RFWaitCounter);
1069 udelay(1000); // 1 ms
1071 // Wait too long, return FALSE to avoid to be stuck here.
1072 if(RFWaitCounter > 100)
1074 RT_TRACE(COMP_ERR, "MgntActSet_RF_State(): Wait too logn to set RF\n");
1075 // TODO: Reset RF state?
1082 priv->RFChangeInProgress = true;
1083 spin_unlock_irqrestore(&priv->rf_ps_lock,flag);
1088 rtState = priv->ieee80211->eRFPowerState;
1094 // Turn On RF no matter the IPS setting because we need to update the RF state to Ndis under Vista, or
1095 // the Windows does not allow the driver to perform site survey any more. By Bruce, 2007-10-02.
1098 priv->ieee80211->RfOffReason &= (~ChangeSource);
1100 if(! priv->ieee80211->RfOffReason)
1102 priv->ieee80211->RfOffReason = 0;
1103 bActionAllowed = true;
1106 if(rtState == eRfOff && ChangeSource >=RF_CHANGE_BY_HW )
1108 bConnectBySSID = true;
1112 RT_TRACE(COMP_POWER, "MgntActSet_RF_State - eRfon reject pMgntInfo->RfOffReason= 0x%x, ChangeSource=0x%X\n", priv->ieee80211->RfOffReason, ChangeSource);
1118 if (priv->ieee80211->RfOffReason > RF_CHANGE_BY_IPS)
1122 // Disconnect to current BSS when radio off. Asked by QuanTa.
1124 // Set all link status falg, by Bruce, 2007-06-26.
1125 //MgntActSet_802_11_DISASSOCIATE( Adapter, disas_lv_ss );
1126 MgntDisconnect(dev, disas_lv_ss);
1128 // Clear content of bssDesc[] and bssDesc4Query[] to avoid reporting old bss to UI.
1129 // 2007.05.28, by shien chang.
1134 priv->ieee80211->RfOffReason |= ChangeSource;
1135 bActionAllowed = true;
1139 priv->ieee80211->RfOffReason |= ChangeSource;
1140 bActionAllowed = true;
1149 RT_TRACE(COMP_POWER, "MgntActSet_RF_State(): Action is allowed.... StateToSet(%d), RfOffReason(%#X)\n", StateToSet, priv->ieee80211->RfOffReason);
1150 // Config HW to the specified mode.
1151 SetRFPowerState(dev, StateToSet);
1153 if(StateToSet == eRfOn)
1155 //Adapter->HalFunc.HalEnableRxHandler(Adapter);
1158 //MgntActSet_802_11_SSID(Adapter, Adapter->MgntInfo.Ssid.Octet, Adapter->MgntInfo.Ssid.Length, TRUE );
1162 else if(StateToSet == eRfOff)
1164 //Adapter->HalFunc.HalDisableRxHandler(Adapter);
1169 RT_TRACE(COMP_POWER, "MgntActSet_RF_State(): Action is rejected.... StateToSet(%d), ChangeSource(%#X), RfOffReason(%#X)\n", StateToSet, ChangeSource, priv->ieee80211->RfOffReason);
1172 // Release RF spinlock
1173 spin_lock_irqsave(&priv->rf_ps_lock,flag);
1174 priv->RFChangeInProgress = false;
1175 spin_unlock_irqrestore(&priv->rf_ps_lock,flag);
1177 RT_TRACE(COMP_POWER, "<===MgntActSet_RF_State()\n");
1178 return bActionAllowed;