4 * PCI defines and function prototypes
5 * Copyright 1994, Drew Eckhardt
6 * Copyright 1997--1999 Martin Mares <mj@ucw.cz>
8 * For more information, please consult the following manuals (look at
9 * http://www.pcisig.com/ for how to get them):
11 * PCI BIOS Specification
12 * PCI Local Bus Specification
13 * PCI to PCI Bridge Specification
14 * PCI System Design Guide
20 #include <linux/mod_devicetable.h>
22 #include <linux/types.h>
23 #include <linux/init.h>
24 #include <linux/ioport.h>
25 #include <linux/list.h>
26 #include <linux/compiler.h>
27 #include <linux/errno.h>
28 #include <linux/kobject.h>
29 #include <linux/atomic.h>
30 #include <linux/device.h>
32 #include <linux/resource_ext.h>
33 #include <uapi/linux/pci.h>
35 #include <linux/pci_ids.h>
38 * The PCI interface treats multi-function devices as independent
39 * devices. The slot/function address of each device is encoded
40 * in a single byte as follows:
45 * PCI_DEVFN(), PCI_SLOT(), and PCI_FUNC() are defined in uapi/linux/pci.h.
46 * In the interest of not exposing interfaces to user-space unnecessarily,
47 * the following kernel-only defines are being added here.
49 #define PCI_DEVID(bus, devfn) ((((u16)(bus)) << 8) | (devfn))
50 /* return bus from PCI devid = ((u16)bus_number) << 8) | devfn */
51 #define PCI_BUS_NUM(x) (((x) >> 8) & 0xff)
53 /* pci_slot represents a physical slot */
55 struct pci_bus *bus; /* The bus this slot is on */
56 struct list_head list; /* node in list of slots on this bus */
57 struct hotplug_slot *hotplug; /* Hotplug info (migrate over time) */
58 unsigned char number; /* PCI_SLOT(pci_dev->devfn) */
62 static inline const char *pci_slot_name(const struct pci_slot *slot)
64 return kobject_name(&slot->kobj);
67 /* File state for mmap()s on /proc/bus/pci/X/Y */
73 /* This defines the direction arg to the DMA mapping routines. */
74 #define PCI_DMA_BIDIRECTIONAL 0
75 #define PCI_DMA_TODEVICE 1
76 #define PCI_DMA_FROMDEVICE 2
77 #define PCI_DMA_NONE 3
80 * For PCI devices, the region numbers are assigned this way:
83 /* #0-5: standard PCI resources */
85 PCI_STD_RESOURCE_END = 5,
87 /* #6: expansion ROM resource */
90 /* device specific resources */
93 PCI_IOV_RESOURCE_END = PCI_IOV_RESOURCES + PCI_SRIOV_NUM_BARS - 1,
96 /* resources assigned to buses behind the bridge */
97 #define PCI_BRIDGE_RESOURCE_NUM 4
100 PCI_BRIDGE_RESOURCE_END = PCI_BRIDGE_RESOURCES +
101 PCI_BRIDGE_RESOURCE_NUM - 1,
103 /* total resources associated with a PCI device */
106 /* preserve this for compatibility */
107 DEVICE_COUNT_RESOURCE = PCI_NUM_RESOURCES,
110 typedef int __bitwise pci_power_t;
112 #define PCI_D0 ((pci_power_t __force) 0)
113 #define PCI_D1 ((pci_power_t __force) 1)
114 #define PCI_D2 ((pci_power_t __force) 2)
115 #define PCI_D3hot ((pci_power_t __force) 3)
116 #define PCI_D3cold ((pci_power_t __force) 4)
117 #define PCI_UNKNOWN ((pci_power_t __force) 5)
118 #define PCI_POWER_ERROR ((pci_power_t __force) -1)
120 /* Remember to update this when the list above changes! */
121 extern const char *pci_power_names[];
123 static inline const char *pci_power_name(pci_power_t state)
125 return pci_power_names[1 + (int) state];
128 #define PCI_PM_D2_DELAY 200
129 #define PCI_PM_D3_WAIT 10
130 #define PCI_PM_D3COLD_WAIT 100
131 #define PCI_PM_BUS_WAIT 50
133 /** The pci_channel state describes connectivity between the CPU and
134 * the pci device. If some PCI bus between here and the pci device
135 * has crashed or locked up, this info is reflected here.
137 typedef unsigned int __bitwise pci_channel_state_t;
139 enum pci_channel_state {
140 /* I/O channel is in normal state */
141 pci_channel_io_normal = (__force pci_channel_state_t) 1,
143 /* I/O to channel is blocked */
144 pci_channel_io_frozen = (__force pci_channel_state_t) 2,
146 /* PCI card is dead */
147 pci_channel_io_perm_failure = (__force pci_channel_state_t) 3,
150 typedef unsigned int __bitwise pcie_reset_state_t;
152 enum pcie_reset_state {
153 /* Reset is NOT asserted (Use to deassert reset) */
154 pcie_deassert_reset = (__force pcie_reset_state_t) 1,
156 /* Use #PERST to reset PCIe device */
157 pcie_warm_reset = (__force pcie_reset_state_t) 2,
159 /* Use PCIe Hot Reset to reset device */
160 pcie_hot_reset = (__force pcie_reset_state_t) 3
163 typedef unsigned short __bitwise pci_dev_flags_t;
165 /* INTX_DISABLE in PCI_COMMAND register disables MSI
168 PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG = (__force pci_dev_flags_t) (1 << 0),
169 /* Device configuration is irrevocably lost if disabled into D3 */
170 PCI_DEV_FLAGS_NO_D3 = (__force pci_dev_flags_t) (1 << 1),
171 /* Provide indication device is assigned by a Virtual Machine Manager */
172 PCI_DEV_FLAGS_ASSIGNED = (__force pci_dev_flags_t) (1 << 2),
173 /* Flag for quirk use to store if quirk-specific ACS is enabled */
174 PCI_DEV_FLAGS_ACS_ENABLED_QUIRK = (__force pci_dev_flags_t) (1 << 3),
175 /* Flag to indicate the device uses dma_alias_devfn */
176 PCI_DEV_FLAGS_DMA_ALIAS_DEVFN = (__force pci_dev_flags_t) (1 << 4),
177 /* Use a PCIe-to-PCI bridge alias even if !pci_is_pcie */
178 PCI_DEV_FLAG_PCIE_BRIDGE_ALIAS = (__force pci_dev_flags_t) (1 << 5),
179 /* Do not use bus resets for device */
180 PCI_DEV_FLAGS_NO_BUS_RESET = (__force pci_dev_flags_t) (1 << 6),
181 /* Do not use PM reset even if device advertises NoSoftRst- */
182 PCI_DEV_FLAGS_NO_PM_RESET = (__force pci_dev_flags_t) (1 << 7),
183 /* Get VPD from function 0 VPD */
184 PCI_DEV_FLAGS_VPD_REF_F0 = (__force pci_dev_flags_t) (1 << 8),
187 enum pci_irq_reroute_variant {
188 INTEL_IRQ_REROUTE_VARIANT = 1,
189 MAX_IRQ_REROUTE_VARIANTS = 3
192 typedef unsigned short __bitwise pci_bus_flags_t;
194 PCI_BUS_FLAGS_NO_MSI = (__force pci_bus_flags_t) 1,
195 PCI_BUS_FLAGS_NO_MMRBC = (__force pci_bus_flags_t) 2,
198 /* These values come from the PCI Express Spec */
199 enum pcie_link_width {
200 PCIE_LNK_WIDTH_RESRV = 0x00,
208 PCIE_LNK_WIDTH_UNKNOWN = 0xFF,
211 /* Based on the PCI Hotplug Spec, but some values are made up by us */
213 PCI_SPEED_33MHz = 0x00,
214 PCI_SPEED_66MHz = 0x01,
215 PCI_SPEED_66MHz_PCIX = 0x02,
216 PCI_SPEED_100MHz_PCIX = 0x03,
217 PCI_SPEED_133MHz_PCIX = 0x04,
218 PCI_SPEED_66MHz_PCIX_ECC = 0x05,
219 PCI_SPEED_100MHz_PCIX_ECC = 0x06,
220 PCI_SPEED_133MHz_PCIX_ECC = 0x07,
221 PCI_SPEED_66MHz_PCIX_266 = 0x09,
222 PCI_SPEED_100MHz_PCIX_266 = 0x0a,
223 PCI_SPEED_133MHz_PCIX_266 = 0x0b,
229 PCI_SPEED_66MHz_PCIX_533 = 0x11,
230 PCI_SPEED_100MHz_PCIX_533 = 0x12,
231 PCI_SPEED_133MHz_PCIX_533 = 0x13,
232 PCIE_SPEED_2_5GT = 0x14,
233 PCIE_SPEED_5_0GT = 0x15,
234 PCIE_SPEED_8_0GT = 0x16,
235 PCI_SPEED_UNKNOWN = 0xff,
238 struct pci_cap_saved_data {
245 struct pci_cap_saved_state {
246 struct hlist_node next;
247 struct pci_cap_saved_data cap;
250 struct pcie_link_state;
256 * The pci_dev structure is used to describe PCI devices.
259 struct list_head bus_list; /* node in per-bus list */
260 struct pci_bus *bus; /* bus this device is on */
261 struct pci_bus *subordinate; /* bus this device bridges to */
263 void *sysdata; /* hook for sys-specific extension */
264 struct proc_dir_entry *procent; /* device entry in /proc/bus/pci */
265 struct pci_slot *slot; /* Physical slot this device is in */
267 unsigned int devfn; /* encoded device & function index */
268 unsigned short vendor;
269 unsigned short device;
270 unsigned short subsystem_vendor;
271 unsigned short subsystem_device;
272 unsigned int class; /* 3 bytes: (base,sub,prog-if) */
273 u8 revision; /* PCI revision, low byte of class word */
274 u8 hdr_type; /* PCI header type (`multi' flag masked out) */
275 u8 pcie_cap; /* PCIe capability offset */
276 u8 msi_cap; /* MSI capability offset */
277 u8 msix_cap; /* MSI-X capability offset */
278 u8 pcie_mpss:3; /* PCIe Max Payload Size Supported */
279 u8 rom_base_reg; /* which config register controls the ROM */
280 u8 pin; /* which interrupt pin this device uses */
281 u16 pcie_flags_reg; /* cached PCIe Capabilities Register */
282 u8 dma_alias_devfn;/* devfn of DMA alias, if any */
284 struct pci_driver *driver; /* which driver has allocated this device */
285 u64 dma_mask; /* Mask of the bits of bus address this
286 device implements. Normally this is
287 0xffffffff. You only need to change
288 this if your device has broken DMA
289 or supports 64-bit transfers. */
291 struct device_dma_parameters dma_parms;
293 pci_power_t current_state; /* Current operating state. In ACPI-speak,
294 this is D0-D3, D0 being fully functional,
296 u8 pm_cap; /* PM capability offset */
297 unsigned int pme_support:5; /* Bitmask of states from which PME#
299 unsigned int pme_interrupt:1;
300 unsigned int pme_poll:1; /* Poll device's PME status bit */
301 unsigned int d1_support:1; /* Low power state D1 is supported */
302 unsigned int d2_support:1; /* Low power state D2 is supported */
303 unsigned int no_d1d2:1; /* D1 and D2 are forbidden */
304 unsigned int no_d3cold:1; /* D3cold is forbidden */
305 unsigned int d3cold_allowed:1; /* D3cold is allowed by user */
306 unsigned int mmio_always_on:1; /* disallow turning off io/mem
307 decoding during bar sizing */
308 unsigned int wakeup_prepared:1;
309 unsigned int runtime_d3cold:1; /* whether go through runtime
310 D3cold, not set for devices
311 powered on/off by the
312 corresponding bridge */
313 unsigned int ignore_hotplug:1; /* Ignore hotplug events */
314 unsigned int d3_delay; /* D3->D0 transition time in ms */
315 unsigned int d3cold_delay; /* D3cold->D0 transition time in ms */
317 #ifdef CONFIG_PCIEASPM
318 struct pcie_link_state *link_state; /* ASPM link state */
321 pci_channel_state_t error_state; /* current connectivity state */
322 struct device dev; /* Generic device interface */
324 int cfg_size; /* Size of configuration space */
327 * Instead of touching interrupt line and base address registers
328 * directly, use the values stored here. They might be different!
331 struct resource resource[DEVICE_COUNT_RESOURCE]; /* I/O and memory regions + expansion ROMs */
333 bool match_driver; /* Skip attaching driver */
334 /* These fields are used by common fixups */
335 unsigned int transparent:1; /* Subtractive decode PCI bridge */
336 unsigned int multifunction:1;/* Part of multi-function device */
337 /* keep track of device state */
338 unsigned int is_added:1;
339 unsigned int is_busmaster:1; /* device is busmaster */
340 unsigned int no_msi:1; /* device may not use msi */
341 unsigned int no_64bit_msi:1; /* device may only use 32-bit MSIs */
342 unsigned int block_cfg_access:1; /* config space access is blocked */
343 unsigned int broken_parity_status:1; /* Device generates false positive parity */
344 unsigned int irq_reroute_variant:2; /* device needs IRQ rerouting variant */
345 unsigned int msi_enabled:1;
346 unsigned int msix_enabled:1;
347 unsigned int ari_enabled:1; /* ARI forwarding */
348 unsigned int ats_enabled:1; /* Address Translation Service */
349 unsigned int is_managed:1;
350 unsigned int needs_freset:1; /* Dev requires fundamental reset */
351 unsigned int state_saved:1;
352 unsigned int is_physfn:1;
353 unsigned int is_virtfn:1;
354 unsigned int reset_fn:1;
355 unsigned int is_hotplug_bridge:1;
356 unsigned int __aer_firmware_first_valid:1;
357 unsigned int __aer_firmware_first:1;
358 unsigned int broken_intx_masking:1;
359 unsigned int io_window_1k:1; /* Intel P2P bridge 1K I/O windows */
360 unsigned int irq_managed:1;
361 unsigned int has_secondary_link:1;
362 unsigned int non_compliant_bars:1; /* broken BARs; ignore them */
363 pci_dev_flags_t dev_flags;
364 atomic_t enable_cnt; /* pci_enable_device has been called */
366 u32 saved_config_space[16]; /* config space saved at suspend time */
367 struct hlist_head saved_cap_space;
368 struct bin_attribute *rom_attr; /* attribute descriptor for sysfs ROM entry */
369 int rom_attr_enabled; /* has display of the rom attribute been enabled? */
370 struct bin_attribute *res_attr[DEVICE_COUNT_RESOURCE]; /* sysfs file for resources */
371 struct bin_attribute *res_attr_wc[DEVICE_COUNT_RESOURCE]; /* sysfs file for WC mapping of resources */
372 #ifdef CONFIG_PCI_MSI
373 const struct attribute_group **msi_irq_groups;
376 #ifdef CONFIG_PCI_ATS
378 struct pci_sriov *sriov; /* SR-IOV capability related */
379 struct pci_dev *physfn; /* the PF this VF is associated with */
381 u16 ats_cap; /* ATS Capability offset */
382 u8 ats_stu; /* ATS Smallest Translation Unit */
383 atomic_t ats_ref_cnt; /* number of VFs with ATS enabled */
385 phys_addr_t rom; /* Physical address of ROM if it's not from the BAR */
386 size_t romlen; /* Length of ROM if it's not from the BAR */
387 char *driver_override; /* Driver name to force a match */
390 static inline struct pci_dev *pci_physfn(struct pci_dev *dev)
392 #ifdef CONFIG_PCI_IOV
399 struct pci_dev *pci_alloc_dev(struct pci_bus *bus);
401 #define to_pci_dev(n) container_of(n, struct pci_dev, dev)
402 #define for_each_pci_dev(d) while ((d = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, d)) != NULL)
404 static inline int pci_channel_offline(struct pci_dev *pdev)
406 return (pdev->error_state != pci_channel_io_normal);
409 struct pci_host_bridge {
411 struct pci_bus *bus; /* root bus */
412 struct list_head windows; /* resource_entry */
413 void (*release_fn)(struct pci_host_bridge *);
415 unsigned int ignore_reset_delay:1; /* for entire hierarchy */
416 /* Resource alignment requirements */
417 resource_size_t (*align_resource)(struct pci_dev *dev,
418 const struct resource *res,
419 resource_size_t start,
420 resource_size_t size,
421 resource_size_t align);
424 #define to_pci_host_bridge(n) container_of(n, struct pci_host_bridge, dev)
426 struct pci_host_bridge *pci_find_host_bridge(struct pci_bus *bus);
428 void pci_set_host_bridge_release(struct pci_host_bridge *bridge,
429 void (*release_fn)(struct pci_host_bridge *),
432 int pcibios_root_bridge_prepare(struct pci_host_bridge *bridge);
435 * The first PCI_BRIDGE_RESOURCE_NUM PCI bus resources (those that correspond
436 * to P2P or CardBus bridge windows) go in a table. Additional ones (for
437 * buses below host bridges or subtractive decode bridges) go in the list.
438 * Use pci_bus_for_each_resource() to iterate through all the resources.
442 * PCI_SUBTRACTIVE_DECODE means the bridge forwards the window implicitly
443 * and there's no way to program the bridge with the details of the window.
444 * This does not apply to ACPI _CRS windows, even with the _DEC subtractive-
445 * decode bit set, because they are explicit and can be programmed with _SRS.
447 #define PCI_SUBTRACTIVE_DECODE 0x1
449 struct pci_bus_resource {
450 struct list_head list;
451 struct resource *res;
455 #define PCI_REGION_FLAG_MASK 0x0fU /* These bits of resource flags tell us the PCI region flags */
458 struct list_head node; /* node in list of buses */
459 struct pci_bus *parent; /* parent bus this bridge is on */
460 struct list_head children; /* list of child buses */
461 struct list_head devices; /* list of devices on this bus */
462 struct pci_dev *self; /* bridge device as seen by parent */
463 struct list_head slots; /* list of slots on this bus;
464 protected by pci_slot_mutex */
465 struct resource *resource[PCI_BRIDGE_RESOURCE_NUM];
466 struct list_head resources; /* address space routed to this bus */
467 struct resource busn_res; /* bus numbers routed to this bus */
469 struct pci_ops *ops; /* configuration access functions */
470 struct msi_controller *msi; /* MSI controller */
471 void *sysdata; /* hook for sys-specific extension */
472 struct proc_dir_entry *procdir; /* directory entry in /proc/bus/pci */
474 unsigned char number; /* bus number */
475 unsigned char primary; /* number of primary bridge */
476 unsigned char max_bus_speed; /* enum pci_bus_speed */
477 unsigned char cur_bus_speed; /* enum pci_bus_speed */
478 #ifdef CONFIG_PCI_DOMAINS_GENERIC
484 unsigned short bridge_ctl; /* manage NO_ISA/FBB/et al behaviors */
485 pci_bus_flags_t bus_flags; /* inherited by child buses */
486 struct device *bridge;
488 struct bin_attribute *legacy_io; /* legacy I/O for this bus */
489 struct bin_attribute *legacy_mem; /* legacy mem */
490 unsigned int is_added:1;
493 #define to_pci_bus(n) container_of(n, struct pci_bus, dev)
496 * Returns true if the PCI bus is root (behind host-PCI bridge),
499 * Some code assumes that "bus->self == NULL" means that bus is a root bus.
500 * This is incorrect because "virtual" buses added for SR-IOV (via
501 * virtfn_add_bus()) have "bus->self == NULL" but are not root buses.
503 static inline bool pci_is_root_bus(struct pci_bus *pbus)
505 return !(pbus->parent);
509 * pci_is_bridge - check if the PCI device is a bridge
512 * Return true if the PCI device is bridge whether it has subordinate
515 static inline bool pci_is_bridge(struct pci_dev *dev)
517 return dev->hdr_type == PCI_HEADER_TYPE_BRIDGE ||
518 dev->hdr_type == PCI_HEADER_TYPE_CARDBUS;
521 static inline struct pci_dev *pci_upstream_bridge(struct pci_dev *dev)
523 dev = pci_physfn(dev);
524 if (pci_is_root_bus(dev->bus))
527 return dev->bus->self;
530 struct device *pci_get_host_bridge_device(struct pci_dev *dev);
531 void pci_put_host_bridge_device(struct device *dev);
533 #ifdef CONFIG_PCI_MSI
534 static inline bool pci_dev_msi_enabled(struct pci_dev *pci_dev)
536 return pci_dev->msi_enabled || pci_dev->msix_enabled;
539 static inline bool pci_dev_msi_enabled(struct pci_dev *pci_dev) { return false; }
543 * Error values that may be returned by PCI functions.
545 #define PCIBIOS_SUCCESSFUL 0x00
546 #define PCIBIOS_FUNC_NOT_SUPPORTED 0x81
547 #define PCIBIOS_BAD_VENDOR_ID 0x83
548 #define PCIBIOS_DEVICE_NOT_FOUND 0x86
549 #define PCIBIOS_BAD_REGISTER_NUMBER 0x87
550 #define PCIBIOS_SET_FAILED 0x88
551 #define PCIBIOS_BUFFER_TOO_SMALL 0x89
554 * Translate above to generic errno for passing back through non-PCI code.
556 static inline int pcibios_err_to_errno(int err)
558 if (err <= PCIBIOS_SUCCESSFUL)
559 return err; /* Assume already errno */
562 case PCIBIOS_FUNC_NOT_SUPPORTED:
564 case PCIBIOS_BAD_VENDOR_ID:
566 case PCIBIOS_DEVICE_NOT_FOUND:
568 case PCIBIOS_BAD_REGISTER_NUMBER:
570 case PCIBIOS_SET_FAILED:
572 case PCIBIOS_BUFFER_TOO_SMALL:
579 /* Low-level architecture-dependent routines */
582 void __iomem *(*map_bus)(struct pci_bus *bus, unsigned int devfn, int where);
583 int (*read)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *val);
584 int (*write)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 val);
588 * ACPI needs to be able to access PCI config space before we've done a
589 * PCI bus scan and created pci_bus structures.
591 int raw_pci_read(unsigned int domain, unsigned int bus, unsigned int devfn,
592 int reg, int len, u32 *val);
593 int raw_pci_write(unsigned int domain, unsigned int bus, unsigned int devfn,
594 int reg, int len, u32 val);
596 #ifdef CONFIG_PCI_BUS_ADDR_T_64BIT
597 typedef u64 pci_bus_addr_t;
599 typedef u32 pci_bus_addr_t;
602 struct pci_bus_region {
603 pci_bus_addr_t start;
608 spinlock_t lock; /* protects list, index */
609 struct list_head list; /* for IDs added at runtime */
614 * PCI Error Recovery System (PCI-ERS). If a PCI device driver provides
615 * a set of callbacks in struct pci_error_handlers, that device driver
616 * will be notified of PCI bus errors, and will be driven to recovery
617 * when an error occurs.
620 typedef unsigned int __bitwise pci_ers_result_t;
622 enum pci_ers_result {
623 /* no result/none/not supported in device driver */
624 PCI_ERS_RESULT_NONE = (__force pci_ers_result_t) 1,
626 /* Device driver can recover without slot reset */
627 PCI_ERS_RESULT_CAN_RECOVER = (__force pci_ers_result_t) 2,
629 /* Device driver wants slot to be reset. */
630 PCI_ERS_RESULT_NEED_RESET = (__force pci_ers_result_t) 3,
632 /* Device has completely failed, is unrecoverable */
633 PCI_ERS_RESULT_DISCONNECT = (__force pci_ers_result_t) 4,
635 /* Device driver is fully recovered and operational */
636 PCI_ERS_RESULT_RECOVERED = (__force pci_ers_result_t) 5,
638 /* No AER capabilities registered for the driver */
639 PCI_ERS_RESULT_NO_AER_DRIVER = (__force pci_ers_result_t) 6,
642 /* PCI bus error event callbacks */
643 struct pci_error_handlers {
644 /* PCI bus error detected on this device */
645 pci_ers_result_t (*error_detected)(struct pci_dev *dev,
646 enum pci_channel_state error);
648 /* MMIO has been re-enabled, but not DMA */
649 pci_ers_result_t (*mmio_enabled)(struct pci_dev *dev);
651 /* PCI Express link has been reset */
652 pci_ers_result_t (*link_reset)(struct pci_dev *dev);
654 /* PCI slot has been reset */
655 pci_ers_result_t (*slot_reset)(struct pci_dev *dev);
657 /* PCI function reset prepare or completed */
658 void (*reset_notify)(struct pci_dev *dev, bool prepare);
660 /* Device driver may resume normal operations */
661 void (*resume)(struct pci_dev *dev);
667 struct list_head node;
669 const struct pci_device_id *id_table; /* must be non-NULL for probe to be called */
670 int (*probe) (struct pci_dev *dev, const struct pci_device_id *id); /* New device inserted */
671 void (*remove) (struct pci_dev *dev); /* Device removed (NULL if not a hot-plug capable driver) */
672 int (*suspend) (struct pci_dev *dev, pm_message_t state); /* Device suspended */
673 int (*suspend_late) (struct pci_dev *dev, pm_message_t state);
674 int (*resume_early) (struct pci_dev *dev);
675 int (*resume) (struct pci_dev *dev); /* Device woken up */
676 void (*shutdown) (struct pci_dev *dev);
677 int (*sriov_configure) (struct pci_dev *dev, int num_vfs); /* PF pdev */
678 const struct pci_error_handlers *err_handler;
679 struct device_driver driver;
680 struct pci_dynids dynids;
683 #define to_pci_driver(drv) container_of(drv, struct pci_driver, driver)
686 * DEFINE_PCI_DEVICE_TABLE - macro used to describe a pci device table
687 * @_table: device table name
689 * This macro is deprecated and should not be used in new code.
691 #define DEFINE_PCI_DEVICE_TABLE(_table) \
692 const struct pci_device_id _table[]
695 * PCI_DEVICE - macro used to describe a specific pci device
696 * @vend: the 16 bit PCI Vendor ID
697 * @dev: the 16 bit PCI Device ID
699 * This macro is used to create a struct pci_device_id that matches a
700 * specific device. The subvendor and subdevice fields will be set to
703 #define PCI_DEVICE(vend,dev) \
704 .vendor = (vend), .device = (dev), \
705 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
708 * PCI_DEVICE_SUB - macro used to describe a specific pci device with subsystem
709 * @vend: the 16 bit PCI Vendor ID
710 * @dev: the 16 bit PCI Device ID
711 * @subvend: the 16 bit PCI Subvendor ID
712 * @subdev: the 16 bit PCI Subdevice ID
714 * This macro is used to create a struct pci_device_id that matches a
715 * specific device with subsystem information.
717 #define PCI_DEVICE_SUB(vend, dev, subvend, subdev) \
718 .vendor = (vend), .device = (dev), \
719 .subvendor = (subvend), .subdevice = (subdev)
722 * PCI_DEVICE_CLASS - macro used to describe a specific pci device class
723 * @dev_class: the class, subclass, prog-if triple for this device
724 * @dev_class_mask: the class mask for this device
726 * This macro is used to create a struct pci_device_id that matches a
727 * specific PCI class. The vendor, device, subvendor, and subdevice
728 * fields will be set to PCI_ANY_ID.
730 #define PCI_DEVICE_CLASS(dev_class,dev_class_mask) \
731 .class = (dev_class), .class_mask = (dev_class_mask), \
732 .vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \
733 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID
736 * PCI_VDEVICE - macro used to describe a specific pci device in short form
737 * @vend: the vendor name
738 * @dev: the 16 bit PCI Device ID
740 * This macro is used to create a struct pci_device_id that matches a
741 * specific PCI device. The subvendor, and subdevice fields will be set
742 * to PCI_ANY_ID. The macro allows the next field to follow as the device
746 #define PCI_VDEVICE(vend, dev) \
747 .vendor = PCI_VENDOR_ID_##vend, .device = (dev), \
748 .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0
750 /* these external functions are only available when PCI support is enabled */
753 void pcie_bus_configure_settings(struct pci_bus *bus);
755 enum pcie_bus_config_types {
756 PCIE_BUS_TUNE_OFF, /* don't touch MPS at all */
757 PCIE_BUS_DEFAULT, /* ensure MPS matches upstream bridge */
758 PCIE_BUS_SAFE, /* use largest MPS boot-time devices support */
759 PCIE_BUS_PERFORMANCE, /* use MPS and MRRS for best performance */
760 PCIE_BUS_PEER2PEER, /* set MPS = 128 for all devices */
763 extern enum pcie_bus_config_types pcie_bus_config;
765 extern struct bus_type pci_bus_type;
767 /* Do NOT directly access these two variables, unless you are arch-specific PCI
768 * code, or PCI core code. */
769 extern struct list_head pci_root_buses; /* list of all known PCI buses */
770 /* Some device drivers need know if PCI is initiated */
771 int no_pci_devices(void);
773 void pcibios_resource_survey_bus(struct pci_bus *bus);
774 void pcibios_add_bus(struct pci_bus *bus);
775 void pcibios_remove_bus(struct pci_bus *bus);
776 void pcibios_fixup_bus(struct pci_bus *);
777 int __must_check pcibios_enable_device(struct pci_dev *, int mask);
778 /* Architecture-specific versions may override this (weak) */
779 char *pcibios_setup(char *str);
781 /* Used only when drivers/pci/setup.c is used */
782 resource_size_t pcibios_align_resource(void *, const struct resource *,
785 void pcibios_update_irq(struct pci_dev *, int irq);
787 /* Weak but can be overriden by arch */
788 void pci_fixup_cardbus(struct pci_bus *);
790 /* Generic PCI functions used internally */
792 void pcibios_resource_to_bus(struct pci_bus *bus, struct pci_bus_region *region,
793 struct resource *res);
794 void pcibios_bus_to_resource(struct pci_bus *bus, struct resource *res,
795 struct pci_bus_region *region);
796 void pcibios_scan_specific_bus(int busn);
797 struct pci_bus *pci_find_bus(int domain, int busnr);
798 void pci_bus_add_devices(const struct pci_bus *bus);
799 struct pci_bus *pci_scan_bus(int bus, struct pci_ops *ops, void *sysdata);
800 struct pci_bus *pci_create_root_bus(struct device *parent, int bus,
801 struct pci_ops *ops, void *sysdata,
802 struct list_head *resources);
803 int pci_bus_insert_busn_res(struct pci_bus *b, int bus, int busmax);
804 int pci_bus_update_busn_res_end(struct pci_bus *b, int busmax);
805 void pci_bus_release_busn_res(struct pci_bus *b);
806 struct pci_bus *pci_scan_root_bus_msi(struct device *parent, int bus,
807 struct pci_ops *ops, void *sysdata,
808 struct list_head *resources,
809 struct msi_controller *msi);
810 struct pci_bus *pci_scan_root_bus(struct device *parent, int bus,
811 struct pci_ops *ops, void *sysdata,
812 struct list_head *resources);
813 struct pci_bus *pci_add_new_bus(struct pci_bus *parent, struct pci_dev *dev,
815 void pcie_update_link_speed(struct pci_bus *bus, u16 link_status);
816 struct pci_slot *pci_create_slot(struct pci_bus *parent, int slot_nr,
818 struct hotplug_slot *hotplug);
819 void pci_destroy_slot(struct pci_slot *slot);
821 void pci_dev_assign_slot(struct pci_dev *dev);
823 static inline void pci_dev_assign_slot(struct pci_dev *dev) { }
825 int pci_scan_slot(struct pci_bus *bus, int devfn);
826 struct pci_dev *pci_scan_single_device(struct pci_bus *bus, int devfn);
827 void pci_device_add(struct pci_dev *dev, struct pci_bus *bus);
828 unsigned int pci_scan_child_bus(struct pci_bus *bus);
829 void pci_bus_add_device(struct pci_dev *dev);
830 void pci_read_bridge_bases(struct pci_bus *child);
831 struct resource *pci_find_parent_resource(const struct pci_dev *dev,
832 struct resource *res);
833 struct pci_dev *pci_find_pcie_root_port(struct pci_dev *dev);
834 u8 pci_swizzle_interrupt_pin(const struct pci_dev *dev, u8 pin);
835 int pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge);
836 u8 pci_common_swizzle(struct pci_dev *dev, u8 *pinp);
837 struct pci_dev *pci_dev_get(struct pci_dev *dev);
838 void pci_dev_put(struct pci_dev *dev);
839 void pci_remove_bus(struct pci_bus *b);
840 void pci_stop_and_remove_bus_device(struct pci_dev *dev);
841 void pci_stop_and_remove_bus_device_locked(struct pci_dev *dev);
842 void pci_stop_root_bus(struct pci_bus *bus);
843 void pci_remove_root_bus(struct pci_bus *bus);
844 void pci_setup_cardbus(struct pci_bus *bus);
845 void pci_sort_breadthfirst(void);
846 #define dev_is_pci(d) ((d)->bus == &pci_bus_type)
847 #define dev_is_pf(d) ((dev_is_pci(d) ? to_pci_dev(d)->is_physfn : false))
848 #define dev_num_vf(d) ((dev_is_pci(d) ? pci_num_vf(to_pci_dev(d)) : 0))
850 /* Generic PCI functions exported to card drivers */
852 enum pci_lost_interrupt_reason {
853 PCI_LOST_IRQ_NO_INFORMATION = 0,
854 PCI_LOST_IRQ_DISABLE_MSI,
855 PCI_LOST_IRQ_DISABLE_MSIX,
856 PCI_LOST_IRQ_DISABLE_ACPI,
858 enum pci_lost_interrupt_reason pci_lost_interrupt(struct pci_dev *dev);
859 int pci_find_capability(struct pci_dev *dev, int cap);
860 int pci_find_next_capability(struct pci_dev *dev, u8 pos, int cap);
861 int pci_find_ext_capability(struct pci_dev *dev, int cap);
862 int pci_find_next_ext_capability(struct pci_dev *dev, int pos, int cap);
863 int pci_find_ht_capability(struct pci_dev *dev, int ht_cap);
864 int pci_find_next_ht_capability(struct pci_dev *dev, int pos, int ht_cap);
865 struct pci_bus *pci_find_next_bus(const struct pci_bus *from);
867 struct pci_dev *pci_get_device(unsigned int vendor, unsigned int device,
868 struct pci_dev *from);
869 struct pci_dev *pci_get_subsys(unsigned int vendor, unsigned int device,
870 unsigned int ss_vendor, unsigned int ss_device,
871 struct pci_dev *from);
872 struct pci_dev *pci_get_slot(struct pci_bus *bus, unsigned int devfn);
873 struct pci_dev *pci_get_domain_bus_and_slot(int domain, unsigned int bus,
875 static inline struct pci_dev *pci_get_bus_and_slot(unsigned int bus,
878 return pci_get_domain_bus_and_slot(0, bus, devfn);
880 struct pci_dev *pci_get_class(unsigned int class, struct pci_dev *from);
881 int pci_dev_present(const struct pci_device_id *ids);
883 int pci_bus_read_config_byte(struct pci_bus *bus, unsigned int devfn,
885 int pci_bus_read_config_word(struct pci_bus *bus, unsigned int devfn,
886 int where, u16 *val);
887 int pci_bus_read_config_dword(struct pci_bus *bus, unsigned int devfn,
888 int where, u32 *val);
889 int pci_bus_write_config_byte(struct pci_bus *bus, unsigned int devfn,
891 int pci_bus_write_config_word(struct pci_bus *bus, unsigned int devfn,
893 int pci_bus_write_config_dword(struct pci_bus *bus, unsigned int devfn,
896 int pci_generic_config_read(struct pci_bus *bus, unsigned int devfn,
897 int where, int size, u32 *val);
898 int pci_generic_config_write(struct pci_bus *bus, unsigned int devfn,
899 int where, int size, u32 val);
900 int pci_generic_config_read32(struct pci_bus *bus, unsigned int devfn,
901 int where, int size, u32 *val);
902 int pci_generic_config_write32(struct pci_bus *bus, unsigned int devfn,
903 int where, int size, u32 val);
905 struct pci_ops *pci_bus_set_ops(struct pci_bus *bus, struct pci_ops *ops);
907 static inline int pci_read_config_byte(const struct pci_dev *dev, int where, u8 *val)
909 return pci_bus_read_config_byte(dev->bus, dev->devfn, where, val);
911 static inline int pci_read_config_word(const struct pci_dev *dev, int where, u16 *val)
913 return pci_bus_read_config_word(dev->bus, dev->devfn, where, val);
915 static inline int pci_read_config_dword(const struct pci_dev *dev, int where,
918 return pci_bus_read_config_dword(dev->bus, dev->devfn, where, val);
920 static inline int pci_write_config_byte(const struct pci_dev *dev, int where, u8 val)
922 return pci_bus_write_config_byte(dev->bus, dev->devfn, where, val);
924 static inline int pci_write_config_word(const struct pci_dev *dev, int where, u16 val)
926 return pci_bus_write_config_word(dev->bus, dev->devfn, where, val);
928 static inline int pci_write_config_dword(const struct pci_dev *dev, int where,
931 return pci_bus_write_config_dword(dev->bus, dev->devfn, where, val);
934 int pcie_capability_read_word(struct pci_dev *dev, int pos, u16 *val);
935 int pcie_capability_read_dword(struct pci_dev *dev, int pos, u32 *val);
936 int pcie_capability_write_word(struct pci_dev *dev, int pos, u16 val);
937 int pcie_capability_write_dword(struct pci_dev *dev, int pos, u32 val);
938 int pcie_capability_clear_and_set_word(struct pci_dev *dev, int pos,
940 int pcie_capability_clear_and_set_dword(struct pci_dev *dev, int pos,
943 static inline int pcie_capability_set_word(struct pci_dev *dev, int pos,
946 return pcie_capability_clear_and_set_word(dev, pos, 0, set);
949 static inline int pcie_capability_set_dword(struct pci_dev *dev, int pos,
952 return pcie_capability_clear_and_set_dword(dev, pos, 0, set);
955 static inline int pcie_capability_clear_word(struct pci_dev *dev, int pos,
958 return pcie_capability_clear_and_set_word(dev, pos, clear, 0);
961 static inline int pcie_capability_clear_dword(struct pci_dev *dev, int pos,
964 return pcie_capability_clear_and_set_dword(dev, pos, clear, 0);
967 /* user-space driven config access */
968 int pci_user_read_config_byte(struct pci_dev *dev, int where, u8 *val);
969 int pci_user_read_config_word(struct pci_dev *dev, int where, u16 *val);
970 int pci_user_read_config_dword(struct pci_dev *dev, int where, u32 *val);
971 int pci_user_write_config_byte(struct pci_dev *dev, int where, u8 val);
972 int pci_user_write_config_word(struct pci_dev *dev, int where, u16 val);
973 int pci_user_write_config_dword(struct pci_dev *dev, int where, u32 val);
975 int __must_check pci_enable_device(struct pci_dev *dev);
976 int __must_check pci_enable_device_io(struct pci_dev *dev);
977 int __must_check pci_enable_device_mem(struct pci_dev *dev);
978 int __must_check pci_reenable_device(struct pci_dev *);
979 int __must_check pcim_enable_device(struct pci_dev *pdev);
980 void pcim_pin_device(struct pci_dev *pdev);
982 static inline int pci_is_enabled(struct pci_dev *pdev)
984 return (atomic_read(&pdev->enable_cnt) > 0);
987 static inline int pci_is_managed(struct pci_dev *pdev)
989 return pdev->is_managed;
992 static inline void pci_set_managed_irq(struct pci_dev *pdev, unsigned int irq)
995 pdev->irq_managed = 1;
998 static inline void pci_reset_managed_irq(struct pci_dev *pdev)
1001 pdev->irq_managed = 0;
1004 static inline bool pci_has_managed_irq(struct pci_dev *pdev)
1006 return pdev->irq_managed && pdev->irq > 0;
1009 void pci_disable_device(struct pci_dev *dev);
1011 extern unsigned int pcibios_max_latency;
1012 void pci_set_master(struct pci_dev *dev);
1013 void pci_clear_master(struct pci_dev *dev);
1015 int pci_set_pcie_reset_state(struct pci_dev *dev, enum pcie_reset_state state);
1016 int pci_set_cacheline_size(struct pci_dev *dev);
1017 #define HAVE_PCI_SET_MWI
1018 int __must_check pci_set_mwi(struct pci_dev *dev);
1019 int pci_try_set_mwi(struct pci_dev *dev);
1020 void pci_clear_mwi(struct pci_dev *dev);
1021 void pci_intx(struct pci_dev *dev, int enable);
1022 bool pci_intx_mask_supported(struct pci_dev *dev);
1023 bool pci_check_and_mask_intx(struct pci_dev *dev);
1024 bool pci_check_and_unmask_intx(struct pci_dev *dev);
1025 int pci_set_dma_max_seg_size(struct pci_dev *dev, unsigned int size);
1026 int pci_set_dma_seg_boundary(struct pci_dev *dev, unsigned long mask);
1027 int pci_wait_for_pending(struct pci_dev *dev, int pos, u16 mask);
1028 int pci_wait_for_pending_transaction(struct pci_dev *dev);
1029 int pcix_get_max_mmrbc(struct pci_dev *dev);
1030 int pcix_get_mmrbc(struct pci_dev *dev);
1031 int pcix_set_mmrbc(struct pci_dev *dev, int mmrbc);
1032 int pcie_get_readrq(struct pci_dev *dev);
1033 int pcie_set_readrq(struct pci_dev *dev, int rq);
1034 int pcie_get_mps(struct pci_dev *dev);
1035 int pcie_set_mps(struct pci_dev *dev, int mps);
1036 int pcie_get_minimum_link(struct pci_dev *dev, enum pci_bus_speed *speed,
1037 enum pcie_link_width *width);
1038 int __pci_reset_function(struct pci_dev *dev);
1039 int __pci_reset_function_locked(struct pci_dev *dev);
1040 int pci_reset_function(struct pci_dev *dev);
1041 int pci_try_reset_function(struct pci_dev *dev);
1042 int pci_probe_reset_slot(struct pci_slot *slot);
1043 int pci_reset_slot(struct pci_slot *slot);
1044 int pci_try_reset_slot(struct pci_slot *slot);
1045 int pci_probe_reset_bus(struct pci_bus *bus);
1046 int pci_reset_bus(struct pci_bus *bus);
1047 int pci_try_reset_bus(struct pci_bus *bus);
1048 void pci_reset_secondary_bus(struct pci_dev *dev);
1049 void pcibios_reset_secondary_bus(struct pci_dev *dev);
1050 void pci_reset_bridge_secondary_bus(struct pci_dev *dev);
1051 void pci_update_resource(struct pci_dev *dev, int resno);
1052 int __must_check pci_assign_resource(struct pci_dev *dev, int i);
1053 int __must_check pci_reassign_resource(struct pci_dev *dev, int i, resource_size_t add_size, resource_size_t align);
1054 int pci_select_bars(struct pci_dev *dev, unsigned long flags);
1055 bool pci_device_is_present(struct pci_dev *pdev);
1056 void pci_ignore_hotplug(struct pci_dev *dev);
1058 /* ROM control related routines */
1059 int pci_enable_rom(struct pci_dev *pdev);
1060 void pci_disable_rom(struct pci_dev *pdev);
1061 void __iomem __must_check *pci_map_rom(struct pci_dev *pdev, size_t *size);
1062 void pci_unmap_rom(struct pci_dev *pdev, void __iomem *rom);
1063 size_t pci_get_rom_size(struct pci_dev *pdev, void __iomem *rom, size_t size);
1064 void __iomem __must_check *pci_platform_rom(struct pci_dev *pdev, size_t *size);
1066 /* Power management related routines */
1067 int pci_save_state(struct pci_dev *dev);
1068 void pci_restore_state(struct pci_dev *dev);
1069 struct pci_saved_state *pci_store_saved_state(struct pci_dev *dev);
1070 int pci_load_saved_state(struct pci_dev *dev,
1071 struct pci_saved_state *state);
1072 int pci_load_and_free_saved_state(struct pci_dev *dev,
1073 struct pci_saved_state **state);
1074 struct pci_cap_saved_state *pci_find_saved_cap(struct pci_dev *dev, char cap);
1075 struct pci_cap_saved_state *pci_find_saved_ext_cap(struct pci_dev *dev,
1077 int pci_add_cap_save_buffer(struct pci_dev *dev, char cap, unsigned int size);
1078 int pci_add_ext_cap_save_buffer(struct pci_dev *dev,
1079 u16 cap, unsigned int size);
1080 int __pci_complete_power_transition(struct pci_dev *dev, pci_power_t state);
1081 int pci_set_power_state(struct pci_dev *dev, pci_power_t state);
1082 pci_power_t pci_choose_state(struct pci_dev *dev, pm_message_t state);
1083 bool pci_pme_capable(struct pci_dev *dev, pci_power_t state);
1084 void pci_pme_active(struct pci_dev *dev, bool enable);
1085 int __pci_enable_wake(struct pci_dev *dev, pci_power_t state,
1086 bool runtime, bool enable);
1087 int pci_wake_from_d3(struct pci_dev *dev, bool enable);
1088 int pci_prepare_to_sleep(struct pci_dev *dev);
1089 int pci_back_from_sleep(struct pci_dev *dev);
1090 bool pci_dev_run_wake(struct pci_dev *dev);
1091 bool pci_check_pme_status(struct pci_dev *dev);
1092 void pci_pme_wakeup_bus(struct pci_bus *bus);
1094 static inline int pci_enable_wake(struct pci_dev *dev, pci_power_t state,
1097 return __pci_enable_wake(dev, state, false, enable);
1100 /* PCI Virtual Channel */
1101 int pci_save_vc_state(struct pci_dev *dev);
1102 void pci_restore_vc_state(struct pci_dev *dev);
1103 void pci_allocate_vc_save_buffers(struct pci_dev *dev);
1105 /* For use by arch with custom probe code */
1106 void set_pcie_port_type(struct pci_dev *pdev);
1107 void set_pcie_hotplug_bridge(struct pci_dev *pdev);
1109 /* Functions for PCI Hotplug drivers to use */
1110 int pci_bus_find_capability(struct pci_bus *bus, unsigned int devfn, int cap);
1111 unsigned int pci_rescan_bus_bridge_resize(struct pci_dev *bridge);
1112 unsigned int pci_rescan_bus(struct pci_bus *bus);
1113 void pci_lock_rescan_remove(void);
1114 void pci_unlock_rescan_remove(void);
1116 /* Vital product data routines */
1117 ssize_t pci_read_vpd(struct pci_dev *dev, loff_t pos, size_t count, void *buf);
1118 ssize_t pci_write_vpd(struct pci_dev *dev, loff_t pos, size_t count, const void *buf);
1120 /* Helper functions for low-level code (drivers/pci/setup-[bus,res].c) */
1121 resource_size_t pcibios_retrieve_fw_addr(struct pci_dev *dev, int idx);
1122 void pci_bus_assign_resources(const struct pci_bus *bus);
1123 void pci_bus_size_bridges(struct pci_bus *bus);
1124 int pci_claim_resource(struct pci_dev *, int);
1125 int pci_claim_bridge_resource(struct pci_dev *bridge, int i);
1126 void pci_assign_unassigned_resources(void);
1127 void pci_assign_unassigned_bridge_resources(struct pci_dev *bridge);
1128 void pci_assign_unassigned_bus_resources(struct pci_bus *bus);
1129 void pci_assign_unassigned_root_bus_resources(struct pci_bus *bus);
1130 void pdev_enable_device(struct pci_dev *);
1131 int pci_enable_resources(struct pci_dev *, int mask);
1132 void pci_fixup_irqs(u8 (*)(struct pci_dev *, u8 *),
1133 int (*)(const struct pci_dev *, u8, u8));
1134 #define HAVE_PCI_REQ_REGIONS 2
1135 int __must_check pci_request_regions(struct pci_dev *, const char *);
1136 int __must_check pci_request_regions_exclusive(struct pci_dev *, const char *);
1137 void pci_release_regions(struct pci_dev *);
1138 int __must_check pci_request_region(struct pci_dev *, int, const char *);
1139 int __must_check pci_request_region_exclusive(struct pci_dev *, int, const char *);
1140 void pci_release_region(struct pci_dev *, int);
1141 int pci_request_selected_regions(struct pci_dev *, int, const char *);
1142 int pci_request_selected_regions_exclusive(struct pci_dev *, int, const char *);
1143 void pci_release_selected_regions(struct pci_dev *, int);
1145 /* drivers/pci/bus.c */
1146 struct pci_bus *pci_bus_get(struct pci_bus *bus);
1147 void pci_bus_put(struct pci_bus *bus);
1148 void pci_add_resource(struct list_head *resources, struct resource *res);
1149 void pci_add_resource_offset(struct list_head *resources, struct resource *res,
1150 resource_size_t offset);
1151 void pci_free_resource_list(struct list_head *resources);
1152 void pci_bus_add_resource(struct pci_bus *bus, struct resource *res, unsigned int flags);
1153 struct resource *pci_bus_resource_n(const struct pci_bus *bus, int n);
1154 void pci_bus_remove_resources(struct pci_bus *bus);
1156 #define pci_bus_for_each_resource(bus, res, i) \
1158 (res = pci_bus_resource_n(bus, i)) || i < PCI_BRIDGE_RESOURCE_NUM; \
1161 int __must_check pci_bus_alloc_resource(struct pci_bus *bus,
1162 struct resource *res, resource_size_t size,
1163 resource_size_t align, resource_size_t min,
1164 unsigned long type_mask,
1165 resource_size_t (*alignf)(void *,
1166 const struct resource *,
1172 int pci_remap_iospace(const struct resource *res, phys_addr_t phys_addr);
1174 static inline pci_bus_addr_t pci_bus_address(struct pci_dev *pdev, int bar)
1176 struct pci_bus_region region;
1178 pcibios_resource_to_bus(pdev->bus, ®ion, &pdev->resource[bar]);
1179 return region.start;
1182 /* Proper probing supporting hot-pluggable devices */
1183 int __must_check __pci_register_driver(struct pci_driver *, struct module *,
1184 const char *mod_name);
1187 * pci_register_driver must be a macro so that KBUILD_MODNAME can be expanded
1189 #define pci_register_driver(driver) \
1190 __pci_register_driver(driver, THIS_MODULE, KBUILD_MODNAME)
1192 void pci_unregister_driver(struct pci_driver *dev);
1195 * module_pci_driver() - Helper macro for registering a PCI driver
1196 * @__pci_driver: pci_driver struct
1198 * Helper macro for PCI drivers which do not do anything special in module
1199 * init/exit. This eliminates a lot of boilerplate. Each module may only
1200 * use this macro once, and calling it replaces module_init() and module_exit()
1202 #define module_pci_driver(__pci_driver) \
1203 module_driver(__pci_driver, pci_register_driver, \
1204 pci_unregister_driver)
1207 * builtin_pci_driver() - Helper macro for registering a PCI driver
1208 * @__pci_driver: pci_driver struct
1210 * Helper macro for PCI drivers which do not do anything special in their
1211 * init code. This eliminates a lot of boilerplate. Each driver may only
1212 * use this macro once, and calling it replaces device_initcall(...)
1214 #define builtin_pci_driver(__pci_driver) \
1215 builtin_driver(__pci_driver, pci_register_driver)
1217 struct pci_driver *pci_dev_driver(const struct pci_dev *dev);
1218 int pci_add_dynid(struct pci_driver *drv,
1219 unsigned int vendor, unsigned int device,
1220 unsigned int subvendor, unsigned int subdevice,
1221 unsigned int class, unsigned int class_mask,
1222 unsigned long driver_data);
1223 const struct pci_device_id *pci_match_id(const struct pci_device_id *ids,
1224 struct pci_dev *dev);
1225 int pci_scan_bridge(struct pci_bus *bus, struct pci_dev *dev, int max,
1228 void pci_walk_bus(struct pci_bus *top, int (*cb)(struct pci_dev *, void *),
1230 int pci_cfg_space_size(struct pci_dev *dev);
1231 unsigned char pci_bus_max_busnr(struct pci_bus *bus);
1232 void pci_setup_bridge(struct pci_bus *bus);
1233 resource_size_t pcibios_window_alignment(struct pci_bus *bus,
1234 unsigned long type);
1235 resource_size_t pcibios_iov_resource_alignment(struct pci_dev *dev, int resno);
1237 #define PCI_VGA_STATE_CHANGE_BRIDGE (1 << 0)
1238 #define PCI_VGA_STATE_CHANGE_DECODES (1 << 1)
1240 int pci_set_vga_state(struct pci_dev *pdev, bool decode,
1241 unsigned int command_bits, u32 flags);
1242 /* kmem_cache style wrapper around pci_alloc_consistent() */
1244 #include <linux/pci-dma.h>
1245 #include <linux/dmapool.h>
1247 #define pci_pool dma_pool
1248 #define pci_pool_create(name, pdev, size, align, allocation) \
1249 dma_pool_create(name, &pdev->dev, size, align, allocation)
1250 #define pci_pool_destroy(pool) dma_pool_destroy(pool)
1251 #define pci_pool_alloc(pool, flags, handle) dma_pool_alloc(pool, flags, handle)
1252 #define pci_pool_zalloc(pool, flags, handle) \
1253 dma_pool_zalloc(pool, flags, handle)
1254 #define pci_pool_free(pool, vaddr, addr) dma_pool_free(pool, vaddr, addr)
1257 u32 vector; /* kernel uses to write allocated vector */
1258 u16 entry; /* driver uses to specify entry, OS writes */
1261 void pci_msi_setup_pci_dev(struct pci_dev *dev);
1263 #ifdef CONFIG_PCI_MSI
1264 int pci_msi_vec_count(struct pci_dev *dev);
1265 void pci_msi_shutdown(struct pci_dev *dev);
1266 void pci_disable_msi(struct pci_dev *dev);
1267 int pci_msix_vec_count(struct pci_dev *dev);
1268 int pci_enable_msix(struct pci_dev *dev, struct msix_entry *entries, int nvec);
1269 void pci_msix_shutdown(struct pci_dev *dev);
1270 void pci_disable_msix(struct pci_dev *dev);
1271 void pci_restore_msi_state(struct pci_dev *dev);
1272 int pci_msi_enabled(void);
1273 int pci_enable_msi_range(struct pci_dev *dev, int minvec, int maxvec);
1274 static inline int pci_enable_msi_exact(struct pci_dev *dev, int nvec)
1276 int rc = pci_enable_msi_range(dev, nvec, nvec);
1281 int pci_enable_msix_range(struct pci_dev *dev, struct msix_entry *entries,
1282 int minvec, int maxvec);
1283 static inline int pci_enable_msix_exact(struct pci_dev *dev,
1284 struct msix_entry *entries, int nvec)
1286 int rc = pci_enable_msix_range(dev, entries, nvec, nvec);
1292 static inline int pci_msi_vec_count(struct pci_dev *dev) { return -ENOSYS; }
1293 static inline void pci_msi_shutdown(struct pci_dev *dev) { }
1294 static inline void pci_disable_msi(struct pci_dev *dev) { }
1295 static inline int pci_msix_vec_count(struct pci_dev *dev) { return -ENOSYS; }
1296 static inline int pci_enable_msix(struct pci_dev *dev,
1297 struct msix_entry *entries, int nvec)
1299 static inline void pci_msix_shutdown(struct pci_dev *dev) { }
1300 static inline void pci_disable_msix(struct pci_dev *dev) { }
1301 static inline void pci_restore_msi_state(struct pci_dev *dev) { }
1302 static inline int pci_msi_enabled(void) { return 0; }
1303 static inline int pci_enable_msi_range(struct pci_dev *dev, int minvec,
1306 static inline int pci_enable_msi_exact(struct pci_dev *dev, int nvec)
1308 static inline int pci_enable_msix_range(struct pci_dev *dev,
1309 struct msix_entry *entries, int minvec, int maxvec)
1311 static inline int pci_enable_msix_exact(struct pci_dev *dev,
1312 struct msix_entry *entries, int nvec)
1316 #ifdef CONFIG_PCIEPORTBUS
1317 extern bool pcie_ports_disabled;
1318 extern bool pcie_ports_auto;
1320 #define pcie_ports_disabled true
1321 #define pcie_ports_auto false
1324 #ifdef CONFIG_PCIEASPM
1325 bool pcie_aspm_support_enabled(void);
1327 static inline bool pcie_aspm_support_enabled(void) { return false; }
1330 #ifdef CONFIG_PCIEAER
1331 void pci_no_aer(void);
1332 bool pci_aer_available(void);
1334 static inline void pci_no_aer(void) { }
1335 static inline bool pci_aer_available(void) { return false; }
1338 #ifdef CONFIG_PCIE_ECRC
1339 void pcie_set_ecrc_checking(struct pci_dev *dev);
1340 void pcie_ecrc_get_policy(char *str);
1342 static inline void pcie_set_ecrc_checking(struct pci_dev *dev) { }
1343 static inline void pcie_ecrc_get_policy(char *str) { }
1346 #define pci_enable_msi(pdev) pci_enable_msi_exact(pdev, 1)
1348 #ifdef CONFIG_HT_IRQ
1349 /* The functions a driver should call */
1350 int ht_create_irq(struct pci_dev *dev, int idx);
1351 void ht_destroy_irq(unsigned int irq);
1352 #endif /* CONFIG_HT_IRQ */
1354 #ifdef CONFIG_PCI_ATS
1355 /* Address Translation Service */
1356 void pci_ats_init(struct pci_dev *dev);
1357 int pci_enable_ats(struct pci_dev *dev, int ps);
1358 void pci_disable_ats(struct pci_dev *dev);
1359 int pci_ats_queue_depth(struct pci_dev *dev);
1361 static inline void pci_ats_init(struct pci_dev *d) { }
1362 static inline int pci_enable_ats(struct pci_dev *d, int ps) { return -ENODEV; }
1363 static inline void pci_disable_ats(struct pci_dev *d) { }
1364 static inline int pci_ats_queue_depth(struct pci_dev *d) { return -ENODEV; }
1367 void pci_cfg_access_lock(struct pci_dev *dev);
1368 bool pci_cfg_access_trylock(struct pci_dev *dev);
1369 void pci_cfg_access_unlock(struct pci_dev *dev);
1372 * PCI domain support. Sometimes called PCI segment (eg by ACPI),
1373 * a PCI domain is defined to be a set of PCI buses which share
1374 * configuration space.
1376 #ifdef CONFIG_PCI_DOMAINS
1377 extern int pci_domains_supported;
1378 int pci_get_new_domain_nr(void);
1380 enum { pci_domains_supported = 0 };
1381 static inline int pci_domain_nr(struct pci_bus *bus) { return 0; }
1382 static inline int pci_proc_domain(struct pci_bus *bus) { return 0; }
1383 static inline int pci_get_new_domain_nr(void) { return -ENOSYS; }
1384 #endif /* CONFIG_PCI_DOMAINS */
1387 * Generic implementation for PCI domain support. If your
1388 * architecture does not need custom management of PCI
1389 * domains then this implementation will be used
1391 #ifdef CONFIG_PCI_DOMAINS_GENERIC
1392 static inline int pci_domain_nr(struct pci_bus *bus)
1394 return bus->domain_nr;
1396 void pci_bus_assign_domain_nr(struct pci_bus *bus, struct device *parent);
1398 static inline void pci_bus_assign_domain_nr(struct pci_bus *bus,
1399 struct device *parent)
1404 /* some architectures require additional setup to direct VGA traffic */
1405 typedef int (*arch_set_vga_state_t)(struct pci_dev *pdev, bool decode,
1406 unsigned int command_bits, u32 flags);
1407 void pci_register_set_vga_state(arch_set_vga_state_t func);
1409 #else /* CONFIG_PCI is not enabled */
1412 * If the system does not have PCI, clearly these return errors. Define
1413 * these as simple inline functions to avoid hair in drivers.
1416 #define _PCI_NOP(o, s, t) \
1417 static inline int pci_##o##_config_##s(struct pci_dev *dev, \
1419 { return PCIBIOS_FUNC_NOT_SUPPORTED; }
1421 #define _PCI_NOP_ALL(o, x) _PCI_NOP(o, byte, u8 x) \
1422 _PCI_NOP(o, word, u16 x) \
1423 _PCI_NOP(o, dword, u32 x)
1424 _PCI_NOP_ALL(read, *)
1425 _PCI_NOP_ALL(write,)
1427 static inline struct pci_dev *pci_get_device(unsigned int vendor,
1428 unsigned int device,
1429 struct pci_dev *from)
1432 static inline struct pci_dev *pci_get_subsys(unsigned int vendor,
1433 unsigned int device,
1434 unsigned int ss_vendor,
1435 unsigned int ss_device,
1436 struct pci_dev *from)
1439 static inline struct pci_dev *pci_get_class(unsigned int class,
1440 struct pci_dev *from)
1443 #define pci_dev_present(ids) (0)
1444 #define no_pci_devices() (1)
1445 #define pci_dev_put(dev) do { } while (0)
1447 static inline void pci_set_master(struct pci_dev *dev) { }
1448 static inline int pci_enable_device(struct pci_dev *dev) { return -EIO; }
1449 static inline void pci_disable_device(struct pci_dev *dev) { }
1450 static inline int pci_set_dma_mask(struct pci_dev *dev, u64 mask)
1452 static inline int pci_set_consistent_dma_mask(struct pci_dev *dev, u64 mask)
1454 static inline int pci_set_dma_max_seg_size(struct pci_dev *dev,
1457 static inline int pci_set_dma_seg_boundary(struct pci_dev *dev,
1460 static inline int pci_assign_resource(struct pci_dev *dev, int i)
1462 static inline int __pci_register_driver(struct pci_driver *drv,
1463 struct module *owner)
1465 static inline int pci_register_driver(struct pci_driver *drv)
1467 static inline void pci_unregister_driver(struct pci_driver *drv) { }
1468 static inline int pci_find_capability(struct pci_dev *dev, int cap)
1470 static inline int pci_find_next_capability(struct pci_dev *dev, u8 post,
1473 static inline int pci_find_ext_capability(struct pci_dev *dev, int cap)
1476 /* Power management related routines */
1477 static inline int pci_save_state(struct pci_dev *dev) { return 0; }
1478 static inline void pci_restore_state(struct pci_dev *dev) { }
1479 static inline int pci_set_power_state(struct pci_dev *dev, pci_power_t state)
1481 static inline int pci_wake_from_d3(struct pci_dev *dev, bool enable)
1483 static inline pci_power_t pci_choose_state(struct pci_dev *dev,
1486 static inline int pci_enable_wake(struct pci_dev *dev, pci_power_t state,
1490 static inline int pci_request_regions(struct pci_dev *dev, const char *res_name)
1492 static inline void pci_release_regions(struct pci_dev *dev) { }
1494 static inline void pci_block_cfg_access(struct pci_dev *dev) { }
1495 static inline int pci_block_cfg_access_in_atomic(struct pci_dev *dev)
1497 static inline void pci_unblock_cfg_access(struct pci_dev *dev) { }
1499 static inline struct pci_bus *pci_find_next_bus(const struct pci_bus *from)
1501 static inline struct pci_dev *pci_get_slot(struct pci_bus *bus,
1504 static inline struct pci_dev *pci_get_bus_and_slot(unsigned int bus,
1508 static inline int pci_domain_nr(struct pci_bus *bus) { return 0; }
1509 static inline struct pci_dev *pci_dev_get(struct pci_dev *dev) { return NULL; }
1510 static inline int pci_get_new_domain_nr(void) { return -ENOSYS; }
1512 #define dev_is_pci(d) (false)
1513 #define dev_is_pf(d) (false)
1514 #define dev_num_vf(d) (0)
1515 #endif /* CONFIG_PCI */
1517 /* Include architecture-dependent settings and functions */
1519 #include <asm/pci.h>
1521 /* these helpers provide future and backwards compatibility
1522 * for accessing popular PCI BAR info */
1523 #define pci_resource_start(dev, bar) ((dev)->resource[(bar)].start)
1524 #define pci_resource_end(dev, bar) ((dev)->resource[(bar)].end)
1525 #define pci_resource_flags(dev, bar) ((dev)->resource[(bar)].flags)
1526 #define pci_resource_len(dev,bar) \
1527 ((pci_resource_start((dev), (bar)) == 0 && \
1528 pci_resource_end((dev), (bar)) == \
1529 pci_resource_start((dev), (bar))) ? 0 : \
1531 (pci_resource_end((dev), (bar)) - \
1532 pci_resource_start((dev), (bar)) + 1))
1534 /* Similar to the helpers above, these manipulate per-pci_dev
1535 * driver-specific data. They are really just a wrapper around
1536 * the generic device structure functions of these calls.
1538 static inline void *pci_get_drvdata(struct pci_dev *pdev)
1540 return dev_get_drvdata(&pdev->dev);
1543 static inline void pci_set_drvdata(struct pci_dev *pdev, void *data)
1545 dev_set_drvdata(&pdev->dev, data);
1548 /* If you want to know what to call your pci_dev, ask this function.
1549 * Again, it's a wrapper around the generic device.
1551 static inline const char *pci_name(const struct pci_dev *pdev)
1553 return dev_name(&pdev->dev);
1557 /* Some archs don't want to expose struct resource to userland as-is
1558 * in sysfs and /proc
1560 #ifndef HAVE_ARCH_PCI_RESOURCE_TO_USER
1561 static inline void pci_resource_to_user(const struct pci_dev *dev, int bar,
1562 const struct resource *rsrc, resource_size_t *start,
1563 resource_size_t *end)
1565 *start = rsrc->start;
1568 #endif /* HAVE_ARCH_PCI_RESOURCE_TO_USER */
1572 * The world is not perfect and supplies us with broken PCI devices.
1573 * For at least a part of these bugs we need a work-around, so both
1574 * generic (drivers/pci/quirks.c) and per-architecture code can define
1575 * fixup hooks to be called for particular buggy devices.
1579 u16 vendor; /* You can use PCI_ANY_ID here of course */
1580 u16 device; /* You can use PCI_ANY_ID here of course */
1581 u32 class; /* You can use PCI_ANY_ID here too */
1582 unsigned int class_shift; /* should be 0, 8, 16 */
1583 void (*hook)(struct pci_dev *dev);
1586 enum pci_fixup_pass {
1587 pci_fixup_early, /* Before probing BARs */
1588 pci_fixup_header, /* After reading configuration header */
1589 pci_fixup_final, /* Final phase of device fixups */
1590 pci_fixup_enable, /* pci_enable_device() time */
1591 pci_fixup_resume, /* pci_device_resume() */
1592 pci_fixup_suspend, /* pci_device_suspend() */
1593 pci_fixup_resume_early, /* pci_device_resume_early() */
1594 pci_fixup_suspend_late, /* pci_device_suspend_late() */
1597 /* Anonymous variables would be nice... */
1598 #define DECLARE_PCI_FIXUP_SECTION(section, name, vendor, device, class, \
1599 class_shift, hook) \
1600 static const struct pci_fixup __PASTE(__pci_fixup_##name,__LINE__) __used \
1601 __attribute__((__section__(#section), aligned((sizeof(void *))))) \
1602 = { vendor, device, class, class_shift, hook };
1604 #define DECLARE_PCI_FIXUP_CLASS_EARLY(vendor, device, class, \
1605 class_shift, hook) \
1606 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_early, \
1607 hook, vendor, device, class, class_shift, hook)
1608 #define DECLARE_PCI_FIXUP_CLASS_HEADER(vendor, device, class, \
1609 class_shift, hook) \
1610 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_header, \
1611 hook, vendor, device, class, class_shift, hook)
1612 #define DECLARE_PCI_FIXUP_CLASS_FINAL(vendor, device, class, \
1613 class_shift, hook) \
1614 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_final, \
1615 hook, vendor, device, class, class_shift, hook)
1616 #define DECLARE_PCI_FIXUP_CLASS_ENABLE(vendor, device, class, \
1617 class_shift, hook) \
1618 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_enable, \
1619 hook, vendor, device, class, class_shift, hook)
1620 #define DECLARE_PCI_FIXUP_CLASS_RESUME(vendor, device, class, \
1621 class_shift, hook) \
1622 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume, \
1623 resume##hook, vendor, device, class, \
1625 #define DECLARE_PCI_FIXUP_CLASS_RESUME_EARLY(vendor, device, class, \
1626 class_shift, hook) \
1627 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume_early, \
1628 resume_early##hook, vendor, device, \
1629 class, class_shift, hook)
1630 #define DECLARE_PCI_FIXUP_CLASS_SUSPEND(vendor, device, class, \
1631 class_shift, hook) \
1632 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend, \
1633 suspend##hook, vendor, device, class, \
1635 #define DECLARE_PCI_FIXUP_CLASS_SUSPEND_LATE(vendor, device, class, \
1636 class_shift, hook) \
1637 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend_late, \
1638 suspend_late##hook, vendor, device, \
1639 class, class_shift, hook)
1641 #define DECLARE_PCI_FIXUP_EARLY(vendor, device, hook) \
1642 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_early, \
1643 hook, vendor, device, PCI_ANY_ID, 0, hook)
1644 #define DECLARE_PCI_FIXUP_HEADER(vendor, device, hook) \
1645 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_header, \
1646 hook, vendor, device, PCI_ANY_ID, 0, hook)
1647 #define DECLARE_PCI_FIXUP_FINAL(vendor, device, hook) \
1648 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_final, \
1649 hook, vendor, device, PCI_ANY_ID, 0, hook)
1650 #define DECLARE_PCI_FIXUP_ENABLE(vendor, device, hook) \
1651 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_enable, \
1652 hook, vendor, device, PCI_ANY_ID, 0, hook)
1653 #define DECLARE_PCI_FIXUP_RESUME(vendor, device, hook) \
1654 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume, \
1655 resume##hook, vendor, device, \
1656 PCI_ANY_ID, 0, hook)
1657 #define DECLARE_PCI_FIXUP_RESUME_EARLY(vendor, device, hook) \
1658 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume_early, \
1659 resume_early##hook, vendor, device, \
1660 PCI_ANY_ID, 0, hook)
1661 #define DECLARE_PCI_FIXUP_SUSPEND(vendor, device, hook) \
1662 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend, \
1663 suspend##hook, vendor, device, \
1664 PCI_ANY_ID, 0, hook)
1665 #define DECLARE_PCI_FIXUP_SUSPEND_LATE(vendor, device, hook) \
1666 DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend_late, \
1667 suspend_late##hook, vendor, device, \
1668 PCI_ANY_ID, 0, hook)
1670 #ifdef CONFIG_PCI_QUIRKS
1671 void pci_fixup_device(enum pci_fixup_pass pass, struct pci_dev *dev);
1672 int pci_dev_specific_acs_enabled(struct pci_dev *dev, u16 acs_flags);
1673 void pci_dev_specific_enable_acs(struct pci_dev *dev);
1675 static inline void pci_fixup_device(enum pci_fixup_pass pass,
1676 struct pci_dev *dev) { }
1677 static inline int pci_dev_specific_acs_enabled(struct pci_dev *dev,
1682 static inline void pci_dev_specific_enable_acs(struct pci_dev *dev) { }
1685 void __iomem *pcim_iomap(struct pci_dev *pdev, int bar, unsigned long maxlen);
1686 void pcim_iounmap(struct pci_dev *pdev, void __iomem *addr);
1687 void __iomem * const *pcim_iomap_table(struct pci_dev *pdev);
1688 int pcim_iomap_regions(struct pci_dev *pdev, int mask, const char *name);
1689 int pcim_iomap_regions_request_all(struct pci_dev *pdev, int mask,
1691 void pcim_iounmap_regions(struct pci_dev *pdev, int mask);
1693 extern int pci_pci_problems;
1694 #define PCIPCI_FAIL 1 /* No PCI PCI DMA */
1695 #define PCIPCI_TRITON 2
1696 #define PCIPCI_NATOMA 4
1697 #define PCIPCI_VIAETBF 8
1698 #define PCIPCI_VSFX 16
1699 #define PCIPCI_ALIMAGIK 32 /* Need low latency setting */
1700 #define PCIAGP_FAIL 64 /* No PCI to AGP DMA */
1702 extern unsigned long pci_cardbus_io_size;
1703 extern unsigned long pci_cardbus_mem_size;
1704 extern u8 pci_dfl_cache_line_size;
1705 extern u8 pci_cache_line_size;
1707 extern unsigned long pci_hotplug_io_size;
1708 extern unsigned long pci_hotplug_mem_size;
1710 /* Architecture-specific versions may override these (weak) */
1711 void pcibios_disable_device(struct pci_dev *dev);
1712 void pcibios_set_master(struct pci_dev *dev);
1713 int pcibios_set_pcie_reset_state(struct pci_dev *dev,
1714 enum pcie_reset_state state);
1715 int pcibios_add_device(struct pci_dev *dev);
1716 void pcibios_release_device(struct pci_dev *dev);
1717 void pcibios_penalize_isa_irq(int irq, int active);
1718 int pcibios_alloc_irq(struct pci_dev *dev);
1719 void pcibios_free_irq(struct pci_dev *dev);
1721 #ifdef CONFIG_HIBERNATE_CALLBACKS
1722 extern struct dev_pm_ops pcibios_pm_ops;
1725 #ifdef CONFIG_PCI_MMCONFIG
1726 void __init pci_mmcfg_early_init(void);
1727 void __init pci_mmcfg_late_init(void);
1729 static inline void pci_mmcfg_early_init(void) { }
1730 static inline void pci_mmcfg_late_init(void) { }
1733 int pci_ext_cfg_avail(void);
1735 void __iomem *pci_ioremap_bar(struct pci_dev *pdev, int bar);
1736 void __iomem *pci_ioremap_wc_bar(struct pci_dev *pdev, int bar);
1738 #ifdef CONFIG_PCI_IOV
1739 int pci_iov_virtfn_bus(struct pci_dev *dev, int id);
1740 int pci_iov_virtfn_devfn(struct pci_dev *dev, int id);
1742 int pci_enable_sriov(struct pci_dev *dev, int nr_virtfn);
1743 void pci_disable_sriov(struct pci_dev *dev);
1744 int pci_num_vf(struct pci_dev *dev);
1745 int pci_vfs_assigned(struct pci_dev *dev);
1746 int pci_sriov_set_totalvfs(struct pci_dev *dev, u16 numvfs);
1747 int pci_sriov_get_totalvfs(struct pci_dev *dev);
1748 resource_size_t pci_iov_resource_size(struct pci_dev *dev, int resno);
1750 static inline int pci_iov_virtfn_bus(struct pci_dev *dev, int id)
1754 static inline int pci_iov_virtfn_devfn(struct pci_dev *dev, int id)
1758 static inline int pci_enable_sriov(struct pci_dev *dev, int nr_virtfn)
1760 static inline void pci_disable_sriov(struct pci_dev *dev) { }
1761 static inline int pci_num_vf(struct pci_dev *dev) { return 0; }
1762 static inline int pci_vfs_assigned(struct pci_dev *dev)
1764 static inline int pci_sriov_set_totalvfs(struct pci_dev *dev, u16 numvfs)
1766 static inline int pci_sriov_get_totalvfs(struct pci_dev *dev)
1768 static inline resource_size_t pci_iov_resource_size(struct pci_dev *dev, int resno)
1772 #if defined(CONFIG_HOTPLUG_PCI) || defined(CONFIG_HOTPLUG_PCI_MODULE)
1773 void pci_hp_create_module_link(struct pci_slot *pci_slot);
1774 void pci_hp_remove_module_link(struct pci_slot *pci_slot);
1778 * pci_pcie_cap - get the saved PCIe capability offset
1781 * PCIe capability offset is calculated at PCI device initialization
1782 * time and saved in the data structure. This function returns saved
1783 * PCIe capability offset. Using this instead of pci_find_capability()
1784 * reduces unnecessary search in the PCI configuration space. If you
1785 * need to calculate PCIe capability offset from raw device for some
1786 * reasons, please use pci_find_capability() instead.
1788 static inline int pci_pcie_cap(struct pci_dev *dev)
1790 return dev->pcie_cap;
1794 * pci_is_pcie - check if the PCI device is PCI Express capable
1797 * Returns: true if the PCI device is PCI Express capable, false otherwise.
1799 static inline bool pci_is_pcie(struct pci_dev *dev)
1801 return pci_pcie_cap(dev);
1805 * pcie_caps_reg - get the PCIe Capabilities Register
1808 static inline u16 pcie_caps_reg(const struct pci_dev *dev)
1810 return dev->pcie_flags_reg;
1814 * pci_pcie_type - get the PCIe device/port type
1817 static inline int pci_pcie_type(const struct pci_dev *dev)
1819 return (pcie_caps_reg(dev) & PCI_EXP_FLAGS_TYPE) >> 4;
1822 void pci_request_acs(void);
1823 bool pci_acs_enabled(struct pci_dev *pdev, u16 acs_flags);
1824 bool pci_acs_path_enabled(struct pci_dev *start,
1825 struct pci_dev *end, u16 acs_flags);
1827 #define PCI_VPD_LRDT 0x80 /* Large Resource Data Type */
1828 #define PCI_VPD_LRDT_ID(x) ((x) | PCI_VPD_LRDT)
1830 /* Large Resource Data Type Tag Item Names */
1831 #define PCI_VPD_LTIN_ID_STRING 0x02 /* Identifier String */
1832 #define PCI_VPD_LTIN_RO_DATA 0x10 /* Read-Only Data */
1833 #define PCI_VPD_LTIN_RW_DATA 0x11 /* Read-Write Data */
1835 #define PCI_VPD_LRDT_ID_STRING PCI_VPD_LRDT_ID(PCI_VPD_LTIN_ID_STRING)
1836 #define PCI_VPD_LRDT_RO_DATA PCI_VPD_LRDT_ID(PCI_VPD_LTIN_RO_DATA)
1837 #define PCI_VPD_LRDT_RW_DATA PCI_VPD_LRDT_ID(PCI_VPD_LTIN_RW_DATA)
1839 /* Small Resource Data Type Tag Item Names */
1840 #define PCI_VPD_STIN_END 0x78 /* End */
1842 #define PCI_VPD_SRDT_END PCI_VPD_STIN_END
1844 #define PCI_VPD_SRDT_TIN_MASK 0x78
1845 #define PCI_VPD_SRDT_LEN_MASK 0x07
1847 #define PCI_VPD_LRDT_TAG_SIZE 3
1848 #define PCI_VPD_SRDT_TAG_SIZE 1
1850 #define PCI_VPD_INFO_FLD_HDR_SIZE 3
1852 #define PCI_VPD_RO_KEYWORD_PARTNO "PN"
1853 #define PCI_VPD_RO_KEYWORD_MFR_ID "MN"
1854 #define PCI_VPD_RO_KEYWORD_VENDOR0 "V0"
1855 #define PCI_VPD_RO_KEYWORD_CHKSUM "RV"
1858 * pci_vpd_lrdt_size - Extracts the Large Resource Data Type length
1859 * @lrdt: Pointer to the beginning of the Large Resource Data Type tag
1861 * Returns the extracted Large Resource Data Type length.
1863 static inline u16 pci_vpd_lrdt_size(const u8 *lrdt)
1865 return (u16)lrdt[1] + ((u16)lrdt[2] << 8);
1869 * pci_vpd_srdt_size - Extracts the Small Resource Data Type length
1870 * @lrdt: Pointer to the beginning of the Small Resource Data Type tag
1872 * Returns the extracted Small Resource Data Type length.
1874 static inline u8 pci_vpd_srdt_size(const u8 *srdt)
1876 return (*srdt) & PCI_VPD_SRDT_LEN_MASK;
1880 * pci_vpd_info_field_size - Extracts the information field length
1881 * @lrdt: Pointer to the beginning of an information field header
1883 * Returns the extracted information field length.
1885 static inline u8 pci_vpd_info_field_size(const u8 *info_field)
1887 return info_field[2];
1891 * pci_vpd_find_tag - Locates the Resource Data Type tag provided
1892 * @buf: Pointer to buffered vpd data
1893 * @off: The offset into the buffer at which to begin the search
1894 * @len: The length of the vpd buffer
1895 * @rdt: The Resource Data Type to search for
1897 * Returns the index where the Resource Data Type was found or
1898 * -ENOENT otherwise.
1900 int pci_vpd_find_tag(const u8 *buf, unsigned int off, unsigned int len, u8 rdt);
1903 * pci_vpd_find_info_keyword - Locates an information field keyword in the VPD
1904 * @buf: Pointer to buffered vpd data
1905 * @off: The offset into the buffer at which to begin the search
1906 * @len: The length of the buffer area, relative to off, in which to search
1907 * @kw: The keyword to search for
1909 * Returns the index where the information field keyword was found or
1910 * -ENOENT otherwise.
1912 int pci_vpd_find_info_keyword(const u8 *buf, unsigned int off,
1913 unsigned int len, const char *kw);
1915 /* PCI <-> OF binding helpers */
1919 void pci_set_of_node(struct pci_dev *dev);
1920 void pci_release_of_node(struct pci_dev *dev);
1921 void pci_set_bus_of_node(struct pci_bus *bus);
1922 void pci_release_bus_of_node(struct pci_bus *bus);
1923 struct irq_domain *pci_host_bridge_of_msi_domain(struct pci_bus *bus);
1925 /* Arch may override this (weak) */
1926 struct device_node *pcibios_get_phb_of_node(struct pci_bus *bus);
1928 static inline struct device_node *
1929 pci_device_to_OF_node(const struct pci_dev *pdev)
1931 return pdev ? pdev->dev.of_node : NULL;
1934 static inline struct device_node *pci_bus_to_OF_node(struct pci_bus *bus)
1936 return bus ? bus->dev.of_node : NULL;
1939 #else /* CONFIG_OF */
1940 static inline void pci_set_of_node(struct pci_dev *dev) { }
1941 static inline void pci_release_of_node(struct pci_dev *dev) { }
1942 static inline void pci_set_bus_of_node(struct pci_bus *bus) { }
1943 static inline void pci_release_bus_of_node(struct pci_bus *bus) { }
1944 static inline struct device_node *
1945 pci_device_to_OF_node(const struct pci_dev *pdev) { return NULL; }
1946 static inline struct irq_domain *
1947 pci_host_bridge_of_msi_domain(struct pci_bus *bus) { return NULL; }
1948 #endif /* CONFIG_OF */
1951 static inline struct eeh_dev *pci_dev_to_eeh_dev(struct pci_dev *pdev)
1953 return pdev->dev.archdata.edev;
1957 int pci_for_each_dma_alias(struct pci_dev *pdev,
1958 int (*fn)(struct pci_dev *pdev,
1959 u16 alias, void *data), void *data);
1961 /* helper functions for operation of device flag */
1962 static inline void pci_set_dev_assigned(struct pci_dev *pdev)
1964 pdev->dev_flags |= PCI_DEV_FLAGS_ASSIGNED;
1966 static inline void pci_clear_dev_assigned(struct pci_dev *pdev)
1968 pdev->dev_flags &= ~PCI_DEV_FLAGS_ASSIGNED;
1970 static inline bool pci_is_dev_assigned(struct pci_dev *pdev)
1972 return (pdev->dev_flags & PCI_DEV_FLAGS_ASSIGNED) == PCI_DEV_FLAGS_ASSIGNED;
1976 * pci_ari_enabled - query ARI forwarding status
1979 * Returns true if ARI forwarding is enabled.
1981 static inline bool pci_ari_enabled(struct pci_bus *bus)
1983 return bus->self && bus->self->ari_enabled;
1985 #endif /* LINUX_PCI_H */