1 //===-- LegalizeDAG.cpp - Implement SelectionDAG::Legalize ----------------===//
3 // The LLVM Compiler Infrastructure
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
8 //===----------------------------------------------------------------------===//
10 // This file implements the SelectionDAG::Legalize method.
12 //===----------------------------------------------------------------------===//
14 #include "llvm/CodeGen/SelectionDAG.h"
15 #include "llvm/CodeGen/MachineFunction.h"
16 #include "llvm/CodeGen/MachineFrameInfo.h"
17 #include "llvm/CodeGen/MachineJumpTableInfo.h"
18 #include "llvm/CodeGen/MachineModuleInfo.h"
19 #include "llvm/CodeGen/PseudoSourceValue.h"
20 #include "llvm/Target/TargetFrameInfo.h"
21 #include "llvm/Target/TargetLowering.h"
22 #include "llvm/Target/TargetData.h"
23 #include "llvm/Target/TargetMachine.h"
24 #include "llvm/Target/TargetOptions.h"
25 #include "llvm/CallingConv.h"
26 #include "llvm/Constants.h"
27 #include "llvm/DerivedTypes.h"
28 #include "llvm/Support/CommandLine.h"
29 #include "llvm/Support/Compiler.h"
30 #include "llvm/Support/MathExtras.h"
31 #include "llvm/ADT/DenseMap.h"
32 #include "llvm/ADT/SmallVector.h"
33 #include "llvm/ADT/SmallPtrSet.h"
39 ViewLegalizeDAGs("view-legalize-dags", cl::Hidden,
40 cl::desc("Pop up a window to show dags before legalize"));
42 static const bool ViewLegalizeDAGs = 0;
45 //===----------------------------------------------------------------------===//
46 /// SelectionDAGLegalize - This takes an arbitrary SelectionDAG as input and
47 /// hacks on it until the target machine can handle it. This involves
48 /// eliminating value sizes the machine cannot handle (promoting small sizes to
49 /// large sizes or splitting up large values into small values) as well as
50 /// eliminating operations the machine cannot handle.
52 /// This code also does a small amount of optimization and recognition of idioms
53 /// as part of its processing. For example, if a target does not support a
54 /// 'setcc' instruction efficiently, but does support 'brcc' instruction, this
55 /// will attempt merge setcc and brc instructions into brcc's.
58 class VISIBILITY_HIDDEN SelectionDAGLegalize {
62 // Libcall insertion helpers.
64 /// LastCALLSEQ_END - This keeps track of the CALLSEQ_END node that has been
65 /// legalized. We use this to ensure that calls are properly serialized
66 /// against each other, including inserted libcalls.
67 SDOperand LastCALLSEQ_END;
69 /// IsLegalizingCall - This member is used *only* for purposes of providing
70 /// helpful assertions that a libcall isn't created while another call is
71 /// being legalized (which could lead to non-serialized call sequences).
72 bool IsLegalizingCall;
75 Legal, // The target natively supports this operation.
76 Promote, // This operation should be executed in a larger type.
77 Expand // Try to expand this to other ops, otherwise use a libcall.
80 /// ValueTypeActions - This is a bitvector that contains two bits for each
81 /// value type, where the two bits correspond to the LegalizeAction enum.
82 /// This can be queried with "getTypeAction(VT)".
83 TargetLowering::ValueTypeActionImpl ValueTypeActions;
85 /// LegalizedNodes - For nodes that are of legal width, and that have more
86 /// than one use, this map indicates what regularized operand to use. This
87 /// allows us to avoid legalizing the same thing more than once.
88 DenseMap<SDOperand, SDOperand> LegalizedNodes;
90 /// PromotedNodes - For nodes that are below legal width, and that have more
91 /// than one use, this map indicates what promoted value to use. This allows
92 /// us to avoid promoting the same thing more than once.
93 DenseMap<SDOperand, SDOperand> PromotedNodes;
95 /// ExpandedNodes - For nodes that need to be expanded this map indicates
96 /// which which operands are the expanded version of the input. This allows
97 /// us to avoid expanding the same node more than once.
98 DenseMap<SDOperand, std::pair<SDOperand, SDOperand> > ExpandedNodes;
100 /// SplitNodes - For vector nodes that need to be split, this map indicates
101 /// which which operands are the split version of the input. This allows us
102 /// to avoid splitting the same node more than once.
103 std::map<SDOperand, std::pair<SDOperand, SDOperand> > SplitNodes;
105 /// ScalarizedNodes - For nodes that need to be converted from vector types to
106 /// scalar types, this contains the mapping of ones we have already
107 /// processed to the result.
108 std::map<SDOperand, SDOperand> ScalarizedNodes;
110 void AddLegalizedOperand(SDOperand From, SDOperand To) {
111 LegalizedNodes.insert(std::make_pair(From, To));
112 // If someone requests legalization of the new node, return itself.
114 LegalizedNodes.insert(std::make_pair(To, To));
116 void AddPromotedOperand(SDOperand From, SDOperand To) {
117 bool isNew = PromotedNodes.insert(std::make_pair(From, To));
118 assert(isNew && "Got into the map somehow?");
119 // If someone requests legalization of the new node, return itself.
120 LegalizedNodes.insert(std::make_pair(To, To));
125 SelectionDAGLegalize(SelectionDAG &DAG);
127 /// getTypeAction - Return how we should legalize values of this type, either
128 /// it is already legal or we need to expand it into multiple registers of
129 /// smaller integer type, or we need to promote it to a larger type.
130 LegalizeAction getTypeAction(MVT::ValueType VT) const {
131 return (LegalizeAction)ValueTypeActions.getTypeAction(VT);
134 /// isTypeLegal - Return true if this type is legal on this target.
136 bool isTypeLegal(MVT::ValueType VT) const {
137 return getTypeAction(VT) == Legal;
143 /// HandleOp - Legalize, Promote, or Expand the specified operand as
144 /// appropriate for its type.
145 void HandleOp(SDOperand Op);
147 /// LegalizeOp - We know that the specified value has a legal type.
148 /// Recursively ensure that the operands have legal types, then return the
150 SDOperand LegalizeOp(SDOperand O);
152 /// UnrollVectorOp - We know that the given vector has a legal type, however
153 /// the operation it performs is not legal and is an operation that we have
154 /// no way of lowering. "Unroll" the vector, splitting out the scalars and
155 /// operating on each element individually.
156 SDOperand UnrollVectorOp(SDOperand O);
158 /// PromoteOp - Given an operation that produces a value in an invalid type,
159 /// promote it to compute the value into a larger type. The produced value
160 /// will have the correct bits for the low portion of the register, but no
161 /// guarantee is made about the top bits: it may be zero, sign-extended, or
163 SDOperand PromoteOp(SDOperand O);
165 /// ExpandOp - Expand the specified SDOperand into its two component pieces
166 /// Lo&Hi. Note that the Op MUST be an expanded type. As a result of this,
167 /// the LegalizeNodes map is filled in for any results that are not expanded,
168 /// the ExpandedNodes map is filled in for any results that are expanded, and
169 /// the Lo/Hi values are returned. This applies to integer types and Vector
171 void ExpandOp(SDOperand O, SDOperand &Lo, SDOperand &Hi);
173 /// SplitVectorOp - Given an operand of vector type, break it down into
174 /// two smaller values.
175 void SplitVectorOp(SDOperand O, SDOperand &Lo, SDOperand &Hi);
177 /// ScalarizeVectorOp - Given an operand of single-element vector type
178 /// (e.g. v1f32), convert it into the equivalent operation that returns a
179 /// scalar (e.g. f32) value.
180 SDOperand ScalarizeVectorOp(SDOperand O);
182 /// isShuffleLegal - Return true if a vector shuffle is legal with the
183 /// specified mask and type. Targets can specify exactly which masks they
184 /// support and the code generator is tasked with not creating illegal masks.
186 /// Note that this will also return true for shuffles that are promoted to a
189 /// If this is a legal shuffle, this method returns the (possibly promoted)
190 /// build_vector Mask. If it's not a legal shuffle, it returns null.
191 SDNode *isShuffleLegal(MVT::ValueType VT, SDOperand Mask) const;
193 bool LegalizeAllNodesNotLeadingTo(SDNode *N, SDNode *Dest,
194 SmallPtrSet<SDNode*, 32> &NodesLeadingTo);
196 void LegalizeSetCCOperands(SDOperand &LHS, SDOperand &RHS, SDOperand &CC);
198 SDOperand ExpandLibCall(const char *Name, SDNode *Node, bool isSigned,
200 SDOperand ExpandIntToFP(bool isSigned, MVT::ValueType DestTy,
203 SDOperand EmitStackConvert(SDOperand SrcOp, MVT::ValueType SlotVT,
204 MVT::ValueType DestVT);
205 SDOperand ExpandBUILD_VECTOR(SDNode *Node);
206 SDOperand ExpandSCALAR_TO_VECTOR(SDNode *Node);
207 SDOperand ExpandLegalINT_TO_FP(bool isSigned,
209 MVT::ValueType DestVT);
210 SDOperand PromoteLegalINT_TO_FP(SDOperand LegalOp, MVT::ValueType DestVT,
212 SDOperand PromoteLegalFP_TO_INT(SDOperand LegalOp, MVT::ValueType DestVT,
215 SDOperand ExpandBSWAP(SDOperand Op);
216 SDOperand ExpandBitCount(unsigned Opc, SDOperand Op);
217 bool ExpandShift(unsigned Opc, SDOperand Op, SDOperand Amt,
218 SDOperand &Lo, SDOperand &Hi);
219 void ExpandShiftParts(unsigned NodeOp, SDOperand Op, SDOperand Amt,
220 SDOperand &Lo, SDOperand &Hi);
222 SDOperand ExpandEXTRACT_SUBVECTOR(SDOperand Op);
223 SDOperand ExpandEXTRACT_VECTOR_ELT(SDOperand Op);
227 /// isVectorShuffleLegal - Return true if a vector shuffle is legal with the
228 /// specified mask and type. Targets can specify exactly which masks they
229 /// support and the code generator is tasked with not creating illegal masks.
231 /// Note that this will also return true for shuffles that are promoted to a
233 SDNode *SelectionDAGLegalize::isShuffleLegal(MVT::ValueType VT,
234 SDOperand Mask) const {
235 switch (TLI.getOperationAction(ISD::VECTOR_SHUFFLE, VT)) {
237 case TargetLowering::Legal:
238 case TargetLowering::Custom:
240 case TargetLowering::Promote: {
241 // If this is promoted to a different type, convert the shuffle mask and
242 // ask if it is legal in the promoted type!
243 MVT::ValueType NVT = TLI.getTypeToPromoteTo(ISD::VECTOR_SHUFFLE, VT);
245 // If we changed # elements, change the shuffle mask.
246 unsigned NumEltsGrowth =
247 MVT::getVectorNumElements(NVT) / MVT::getVectorNumElements(VT);
248 assert(NumEltsGrowth && "Cannot promote to vector type with fewer elts!");
249 if (NumEltsGrowth > 1) {
250 // Renumber the elements.
251 SmallVector<SDOperand, 8> Ops;
252 for (unsigned i = 0, e = Mask.getNumOperands(); i != e; ++i) {
253 SDOperand InOp = Mask.getOperand(i);
254 for (unsigned j = 0; j != NumEltsGrowth; ++j) {
255 if (InOp.getOpcode() == ISD::UNDEF)
256 Ops.push_back(DAG.getNode(ISD::UNDEF, MVT::i32));
258 unsigned InEltNo = cast<ConstantSDNode>(InOp)->getValue();
259 Ops.push_back(DAG.getConstant(InEltNo*NumEltsGrowth+j, MVT::i32));
263 Mask = DAG.getNode(ISD::BUILD_VECTOR, NVT, &Ops[0], Ops.size());
269 return TLI.isShuffleMaskLegal(Mask, VT) ? Mask.Val : 0;
272 SelectionDAGLegalize::SelectionDAGLegalize(SelectionDAG &dag)
273 : TLI(dag.getTargetLoweringInfo()), DAG(dag),
274 ValueTypeActions(TLI.getValueTypeActions()) {
275 assert(MVT::LAST_VALUETYPE <= 32 &&
276 "Too many value types for ValueTypeActions to hold!");
279 /// ComputeTopDownOrdering - Compute a top-down ordering of the dag, where Order
280 /// contains all of a nodes operands before it contains the node.
281 static void ComputeTopDownOrdering(SelectionDAG &DAG,
282 SmallVector<SDNode*, 64> &Order) {
284 DenseMap<SDNode*, unsigned> Visited;
285 std::vector<SDNode*> Worklist;
286 Worklist.reserve(128);
288 // Compute ordering from all of the leaves in the graphs, those (like the
289 // entry node) that have no operands.
290 for (SelectionDAG::allnodes_iterator I = DAG.allnodes_begin(),
291 E = DAG.allnodes_end(); I != E; ++I) {
292 if (I->getNumOperands() == 0) {
294 Worklist.push_back(I);
298 while (!Worklist.empty()) {
299 SDNode *N = Worklist.back();
302 if (++Visited[N] != N->getNumOperands())
303 continue; // Haven't visited all operands yet
307 // Now that we have N in, add anything that uses it if all of their operands
309 for (SDNode::use_iterator UI = N->use_begin(), E = N->use_end();
311 Worklist.push_back(*UI);
314 assert(Order.size() == Visited.size() &&
316 (unsigned)std::distance(DAG.allnodes_begin(), DAG.allnodes_end()) &&
317 "Error: DAG is cyclic!");
321 void SelectionDAGLegalize::LegalizeDAG() {
322 LastCALLSEQ_END = DAG.getEntryNode();
323 IsLegalizingCall = false;
325 // The legalize process is inherently a bottom-up recursive process (users
326 // legalize their uses before themselves). Given infinite stack space, we
327 // could just start legalizing on the root and traverse the whole graph. In
328 // practice however, this causes us to run out of stack space on large basic
329 // blocks. To avoid this problem, compute an ordering of the nodes where each
330 // node is only legalized after all of its operands are legalized.
331 SmallVector<SDNode*, 64> Order;
332 ComputeTopDownOrdering(DAG, Order);
334 for (unsigned i = 0, e = Order.size(); i != e; ++i)
335 HandleOp(SDOperand(Order[i], 0));
337 // Finally, it's possible the root changed. Get the new root.
338 SDOperand OldRoot = DAG.getRoot();
339 assert(LegalizedNodes.count(OldRoot) && "Root didn't get legalized?");
340 DAG.setRoot(LegalizedNodes[OldRoot]);
342 ExpandedNodes.clear();
343 LegalizedNodes.clear();
344 PromotedNodes.clear();
346 ScalarizedNodes.clear();
348 // Remove dead nodes now.
349 DAG.RemoveDeadNodes();
353 /// FindCallEndFromCallStart - Given a chained node that is part of a call
354 /// sequence, find the CALLSEQ_END node that terminates the call sequence.
355 static SDNode *FindCallEndFromCallStart(SDNode *Node) {
356 if (Node->getOpcode() == ISD::CALLSEQ_END)
358 if (Node->use_empty())
359 return 0; // No CallSeqEnd
361 // The chain is usually at the end.
362 SDOperand TheChain(Node, Node->getNumValues()-1);
363 if (TheChain.getValueType() != MVT::Other) {
364 // Sometimes it's at the beginning.
365 TheChain = SDOperand(Node, 0);
366 if (TheChain.getValueType() != MVT::Other) {
367 // Otherwise, hunt for it.
368 for (unsigned i = 1, e = Node->getNumValues(); i != e; ++i)
369 if (Node->getValueType(i) == MVT::Other) {
370 TheChain = SDOperand(Node, i);
374 // Otherwise, we walked into a node without a chain.
375 if (TheChain.getValueType() != MVT::Other)
380 for (SDNode::use_iterator UI = Node->use_begin(),
381 E = Node->use_end(); UI != E; ++UI) {
383 // Make sure to only follow users of our token chain.
385 for (unsigned i = 0, e = User->getNumOperands(); i != e; ++i)
386 if (User->getOperand(i) == TheChain)
387 if (SDNode *Result = FindCallEndFromCallStart(User))
393 /// FindCallStartFromCallEnd - Given a chained node that is part of a call
394 /// sequence, find the CALLSEQ_START node that initiates the call sequence.
395 static SDNode *FindCallStartFromCallEnd(SDNode *Node) {
396 assert(Node && "Didn't find callseq_start for a call??");
397 if (Node->getOpcode() == ISD::CALLSEQ_START) return Node;
399 assert(Node->getOperand(0).getValueType() == MVT::Other &&
400 "Node doesn't have a token chain argument!");
401 return FindCallStartFromCallEnd(Node->getOperand(0).Val);
404 /// LegalizeAllNodesNotLeadingTo - Recursively walk the uses of N, looking to
405 /// see if any uses can reach Dest. If no dest operands can get to dest,
406 /// legalize them, legalize ourself, and return false, otherwise, return true.
408 /// Keep track of the nodes we fine that actually do lead to Dest in
409 /// NodesLeadingTo. This avoids retraversing them exponential number of times.
411 bool SelectionDAGLegalize::LegalizeAllNodesNotLeadingTo(SDNode *N, SDNode *Dest,
412 SmallPtrSet<SDNode*, 32> &NodesLeadingTo) {
413 if (N == Dest) return true; // N certainly leads to Dest :)
415 // If we've already processed this node and it does lead to Dest, there is no
416 // need to reprocess it.
417 if (NodesLeadingTo.count(N)) return true;
419 // If the first result of this node has been already legalized, then it cannot
421 switch (getTypeAction(N->getValueType(0))) {
423 if (LegalizedNodes.count(SDOperand(N, 0))) return false;
426 if (PromotedNodes.count(SDOperand(N, 0))) return false;
429 if (ExpandedNodes.count(SDOperand(N, 0))) return false;
433 // Okay, this node has not already been legalized. Check and legalize all
434 // operands. If none lead to Dest, then we can legalize this node.
435 bool OperandsLeadToDest = false;
436 for (unsigned i = 0, e = N->getNumOperands(); i != e; ++i)
437 OperandsLeadToDest |= // If an operand leads to Dest, so do we.
438 LegalizeAllNodesNotLeadingTo(N->getOperand(i).Val, Dest, NodesLeadingTo);
440 if (OperandsLeadToDest) {
441 NodesLeadingTo.insert(N);
445 // Okay, this node looks safe, legalize it and return false.
446 HandleOp(SDOperand(N, 0));
450 /// HandleOp - Legalize, Promote, or Expand the specified operand as
451 /// appropriate for its type.
452 void SelectionDAGLegalize::HandleOp(SDOperand Op) {
453 MVT::ValueType VT = Op.getValueType();
454 switch (getTypeAction(VT)) {
455 default: assert(0 && "Bad type action!");
456 case Legal: (void)LegalizeOp(Op); break;
457 case Promote: (void)PromoteOp(Op); break;
459 if (!MVT::isVector(VT)) {
460 // If this is an illegal scalar, expand it into its two component
463 if (Op.getOpcode() == ISD::TargetConstant)
464 break; // Allow illegal target nodes.
466 } else if (MVT::getVectorNumElements(VT) == 1) {
467 // If this is an illegal single element vector, convert it to a
469 (void)ScalarizeVectorOp(Op);
471 // Otherwise, this is an illegal multiple element vector.
472 // Split it in half and legalize both parts.
474 SplitVectorOp(Op, X, Y);
480 /// ExpandConstantFP - Expands the ConstantFP node to an integer constant or
481 /// a load from the constant pool.
482 static SDOperand ExpandConstantFP(ConstantFPSDNode *CFP, bool UseCP,
483 SelectionDAG &DAG, TargetLowering &TLI) {
486 // If a FP immediate is precise when represented as a float and if the
487 // target can do an extending load from float to double, we put it into
488 // the constant pool as a float, even if it's is statically typed as a
490 MVT::ValueType VT = CFP->getValueType(0);
491 bool isDouble = VT == MVT::f64;
492 ConstantFP *LLVMC = ConstantFP::get(MVT::getTypeForValueType(VT),
495 if (VT!=MVT::f64 && VT!=MVT::f32)
496 assert(0 && "Invalid type expansion");
497 return DAG.getConstant(LLVMC->getValueAPF().convertToAPInt().getZExtValue(),
498 isDouble ? MVT::i64 : MVT::i32);
501 if (isDouble && CFP->isValueValidForType(MVT::f32, CFP->getValueAPF()) &&
502 // Only do this if the target has a native EXTLOAD instruction from f32.
503 // Do not try to be clever about long doubles (so far)
504 TLI.isLoadXLegal(ISD::EXTLOAD, MVT::f32)) {
505 LLVMC = cast<ConstantFP>(ConstantExpr::getFPTrunc(LLVMC,Type::FloatTy));
510 SDOperand CPIdx = DAG.getConstantPool(LLVMC, TLI.getPointerTy());
512 return DAG.getExtLoad(ISD::EXTLOAD, MVT::f64, DAG.getEntryNode(),
513 CPIdx, PseudoSourceValue::getConstantPool(),
516 return DAG.getLoad(VT, DAG.getEntryNode(), CPIdx,
517 PseudoSourceValue::getConstantPool(), 0);
522 /// ExpandFCOPYSIGNToBitwiseOps - Expands fcopysign to a series of bitwise
525 SDOperand ExpandFCOPYSIGNToBitwiseOps(SDNode *Node, MVT::ValueType NVT,
526 SelectionDAG &DAG, TargetLowering &TLI) {
527 MVT::ValueType VT = Node->getValueType(0);
528 MVT::ValueType SrcVT = Node->getOperand(1).getValueType();
529 assert((SrcVT == MVT::f32 || SrcVT == MVT::f64) &&
530 "fcopysign expansion only supported for f32 and f64");
531 MVT::ValueType SrcNVT = (SrcVT == MVT::f64) ? MVT::i64 : MVT::i32;
533 // First get the sign bit of second operand.
534 SDOperand Mask1 = (SrcVT == MVT::f64)
535 ? DAG.getConstantFP(BitsToDouble(1ULL << 63), SrcVT)
536 : DAG.getConstantFP(BitsToFloat(1U << 31), SrcVT);
537 Mask1 = DAG.getNode(ISD::BIT_CONVERT, SrcNVT, Mask1);
538 SDOperand SignBit= DAG.getNode(ISD::BIT_CONVERT, SrcNVT, Node->getOperand(1));
539 SignBit = DAG.getNode(ISD::AND, SrcNVT, SignBit, Mask1);
540 // Shift right or sign-extend it if the two operands have different types.
541 int SizeDiff = MVT::getSizeInBits(SrcNVT) - MVT::getSizeInBits(NVT);
543 SignBit = DAG.getNode(ISD::SRL, SrcNVT, SignBit,
544 DAG.getConstant(SizeDiff, TLI.getShiftAmountTy()));
545 SignBit = DAG.getNode(ISD::TRUNCATE, NVT, SignBit);
546 } else if (SizeDiff < 0)
547 SignBit = DAG.getNode(ISD::SIGN_EXTEND, NVT, SignBit);
549 // Clear the sign bit of first operand.
550 SDOperand Mask2 = (VT == MVT::f64)
551 ? DAG.getConstantFP(BitsToDouble(~(1ULL << 63)), VT)
552 : DAG.getConstantFP(BitsToFloat(~(1U << 31)), VT);
553 Mask2 = DAG.getNode(ISD::BIT_CONVERT, NVT, Mask2);
554 SDOperand Result = DAG.getNode(ISD::BIT_CONVERT, NVT, Node->getOperand(0));
555 Result = DAG.getNode(ISD::AND, NVT, Result, Mask2);
557 // Or the value with the sign bit.
558 Result = DAG.getNode(ISD::OR, NVT, Result, SignBit);
562 /// ExpandUnalignedStore - Expands an unaligned store to 2 half-size stores.
564 SDOperand ExpandUnalignedStore(StoreSDNode *ST, SelectionDAG &DAG,
565 TargetLowering &TLI) {
566 SDOperand Chain = ST->getChain();
567 SDOperand Ptr = ST->getBasePtr();
568 SDOperand Val = ST->getValue();
569 MVT::ValueType VT = Val.getValueType();
570 int Alignment = ST->getAlignment();
571 int SVOffset = ST->getSrcValueOffset();
572 if (MVT::isFloatingPoint(ST->getMemoryVT())) {
573 // Expand to a bitconvert of the value to the integer type of the
574 // same size, then a (misaligned) int store.
575 MVT::ValueType intVT;
578 else if (VT==MVT::f32)
581 assert(0 && "Unaligned load of unsupported floating point type");
583 SDOperand Result = DAG.getNode(ISD::BIT_CONVERT, intVT, Val);
584 return DAG.getStore(Chain, Result, Ptr, ST->getSrcValue(),
585 SVOffset, ST->isVolatile(), Alignment);
587 assert(MVT::isInteger(ST->getMemoryVT()) &&
588 "Unaligned store of unknown type.");
589 // Get the half-size VT
590 MVT::ValueType NewStoredVT = ST->getMemoryVT() - 1;
591 int NumBits = MVT::getSizeInBits(NewStoredVT);
592 int IncrementSize = NumBits / 8;
594 // Divide the stored value in two parts.
595 SDOperand ShiftAmount = DAG.getConstant(NumBits, TLI.getShiftAmountTy());
597 SDOperand Hi = DAG.getNode(ISD::SRL, VT, Val, ShiftAmount);
599 // Store the two parts
600 SDOperand Store1, Store2;
601 Store1 = DAG.getTruncStore(Chain, TLI.isLittleEndian()?Lo:Hi, Ptr,
602 ST->getSrcValue(), SVOffset, NewStoredVT,
603 ST->isVolatile(), Alignment);
604 Ptr = DAG.getNode(ISD::ADD, Ptr.getValueType(), Ptr,
605 DAG.getConstant(IncrementSize, TLI.getPointerTy()));
606 Alignment = MinAlign(Alignment, IncrementSize);
607 Store2 = DAG.getTruncStore(Chain, TLI.isLittleEndian()?Hi:Lo, Ptr,
608 ST->getSrcValue(), SVOffset + IncrementSize,
609 NewStoredVT, ST->isVolatile(), Alignment);
611 return DAG.getNode(ISD::TokenFactor, MVT::Other, Store1, Store2);
614 /// ExpandUnalignedLoad - Expands an unaligned load to 2 half-size loads.
616 SDOperand ExpandUnalignedLoad(LoadSDNode *LD, SelectionDAG &DAG,
617 TargetLowering &TLI) {
618 int SVOffset = LD->getSrcValueOffset();
619 SDOperand Chain = LD->getChain();
620 SDOperand Ptr = LD->getBasePtr();
621 MVT::ValueType VT = LD->getValueType(0);
622 MVT::ValueType LoadedVT = LD->getMemoryVT();
623 if (MVT::isFloatingPoint(VT) && !MVT::isVector(VT)) {
624 // Expand to a (misaligned) integer load of the same size,
625 // then bitconvert to floating point.
626 MVT::ValueType intVT;
627 if (LoadedVT == MVT::f64)
629 else if (LoadedVT == MVT::f32)
632 assert(0 && "Unaligned load of unsupported floating point type");
634 SDOperand newLoad = DAG.getLoad(intVT, Chain, Ptr, LD->getSrcValue(),
635 SVOffset, LD->isVolatile(),
637 SDOperand Result = DAG.getNode(ISD::BIT_CONVERT, LoadedVT, newLoad);
639 Result = DAG.getNode(ISD::FP_EXTEND, VT, Result);
641 SDOperand Ops[] = { Result, Chain };
642 return DAG.getNode(ISD::MERGE_VALUES, DAG.getVTList(VT, MVT::Other),
645 assert((MVT::isInteger(LoadedVT) || MVT::isVector(LoadedVT)) &&
646 "Unaligned load of unsupported type.");
648 // Compute the new VT that is half the size of the old one. We either have an
649 // integer MVT or we have a vector MVT.
650 unsigned NumBits = MVT::getSizeInBits(LoadedVT);
651 MVT::ValueType NewLoadedVT;
652 if (!MVT::isVector(LoadedVT)) {
653 NewLoadedVT = MVT::getIntegerType(NumBits/2);
655 // FIXME: This is not right for <1 x anything> it is also not right for
656 // non-power-of-two vectors.
657 NewLoadedVT = MVT::getVectorType(MVT::getVectorElementType(LoadedVT),
658 MVT::getVectorNumElements(LoadedVT)/2);
662 unsigned Alignment = LD->getAlignment();
663 unsigned IncrementSize = NumBits / 8;
664 ISD::LoadExtType HiExtType = LD->getExtensionType();
666 // If the original load is NON_EXTLOAD, the hi part load must be ZEXTLOAD.
667 if (HiExtType == ISD::NON_EXTLOAD)
668 HiExtType = ISD::ZEXTLOAD;
670 // Load the value in two parts
672 if (TLI.isLittleEndian()) {
673 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, VT, Chain, Ptr, LD->getSrcValue(),
674 SVOffset, NewLoadedVT, LD->isVolatile(), Alignment);
675 Ptr = DAG.getNode(ISD::ADD, Ptr.getValueType(), Ptr,
676 DAG.getConstant(IncrementSize, TLI.getPointerTy()));
677 Hi = DAG.getExtLoad(HiExtType, VT, Chain, Ptr, LD->getSrcValue(),
678 SVOffset + IncrementSize, NewLoadedVT, LD->isVolatile(),
679 MinAlign(Alignment, IncrementSize));
681 Hi = DAG.getExtLoad(HiExtType, VT, Chain, Ptr, LD->getSrcValue(), SVOffset,
682 NewLoadedVT,LD->isVolatile(), Alignment);
683 Ptr = DAG.getNode(ISD::ADD, Ptr.getValueType(), Ptr,
684 DAG.getConstant(IncrementSize, TLI.getPointerTy()));
685 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, VT, Chain, Ptr, LD->getSrcValue(),
686 SVOffset + IncrementSize, NewLoadedVT, LD->isVolatile(),
687 MinAlign(Alignment, IncrementSize));
690 // aggregate the two parts
691 SDOperand ShiftAmount = DAG.getConstant(NumBits, TLI.getShiftAmountTy());
692 SDOperand Result = DAG.getNode(ISD::SHL, VT, Hi, ShiftAmount);
693 Result = DAG.getNode(ISD::OR, VT, Result, Lo);
695 SDOperand TF = DAG.getNode(ISD::TokenFactor, MVT::Other, Lo.getValue(1),
698 SDOperand Ops[] = { Result, TF };
699 return DAG.getNode(ISD::MERGE_VALUES, DAG.getVTList(VT, MVT::Other), Ops, 2);
702 /// UnrollVectorOp - We know that the given vector has a legal type, however
703 /// the operation it performs is not legal and is an operation that we have
704 /// no way of lowering. "Unroll" the vector, splitting out the scalars and
705 /// operating on each element individually.
706 SDOperand SelectionDAGLegalize::UnrollVectorOp(SDOperand Op) {
707 MVT::ValueType VT = Op.getValueType();
708 assert(isTypeLegal(VT) &&
709 "Caller should expand or promote operands that are not legal!");
710 assert(Op.Val->getNumValues() == 1 &&
711 "Can't unroll a vector with multiple results!");
712 unsigned NE = MVT::getVectorNumElements(VT);
713 MVT::ValueType EltVT = MVT::getVectorElementType(VT);
715 SmallVector<SDOperand, 8> Scalars;
716 SmallVector<SDOperand, 4> Operands(Op.getNumOperands());
717 for (unsigned i = 0; i != NE; ++i) {
718 for (unsigned j = 0; j != Op.getNumOperands(); ++j) {
719 SDOperand Operand = Op.getOperand(j);
720 MVT::ValueType OperandVT = Operand.getValueType();
721 if (MVT::isVector(OperandVT)) {
722 // A vector operand; extract a single element.
723 MVT::ValueType OperandEltVT = MVT::getVectorElementType(OperandVT);
724 Operands[j] = DAG.getNode(ISD::EXTRACT_VECTOR_ELT,
727 DAG.getConstant(i, MVT::i32));
729 // A scalar operand; just use it as is.
730 Operands[j] = Operand;
733 Scalars.push_back(DAG.getNode(Op.getOpcode(), EltVT,
734 &Operands[0], Operands.size()));
737 return DAG.getNode(ISD::BUILD_VECTOR, VT, &Scalars[0], Scalars.size());
740 /// GetFPLibCall - Return the right libcall for the given floating point type.
741 static RTLIB::Libcall GetFPLibCall(MVT::ValueType VT,
742 RTLIB::Libcall Call_F32,
743 RTLIB::Libcall Call_F64,
744 RTLIB::Libcall Call_F80,
745 RTLIB::Libcall Call_PPCF128) {
747 VT == MVT::f32 ? Call_F32 :
748 VT == MVT::f64 ? Call_F64 :
749 VT == MVT::f80 ? Call_F80 :
750 VT == MVT::ppcf128 ? Call_PPCF128 :
751 RTLIB::UNKNOWN_LIBCALL;
754 /// LegalizeOp - We know that the specified value has a legal type, and
755 /// that its operands are legal. Now ensure that the operation itself
756 /// is legal, recursively ensuring that the operands' operations remain
758 SDOperand SelectionDAGLegalize::LegalizeOp(SDOperand Op) {
759 if (Op.getOpcode() == ISD::TargetConstant) // Allow illegal target nodes.
762 assert(isTypeLegal(Op.getValueType()) &&
763 "Caller should expand or promote operands that are not legal!");
764 SDNode *Node = Op.Val;
766 // If this operation defines any values that cannot be represented in a
767 // register on this target, make sure to expand or promote them.
768 if (Node->getNumValues() > 1) {
769 for (unsigned i = 0, e = Node->getNumValues(); i != e; ++i)
770 if (getTypeAction(Node->getValueType(i)) != Legal) {
771 HandleOp(Op.getValue(i));
772 assert(LegalizedNodes.count(Op) &&
773 "Handling didn't add legal operands!");
774 return LegalizedNodes[Op];
778 // Note that LegalizeOp may be reentered even from single-use nodes, which
779 // means that we always must cache transformed nodes.
780 DenseMap<SDOperand, SDOperand>::iterator I = LegalizedNodes.find(Op);
781 if (I != LegalizedNodes.end()) return I->second;
783 SDOperand Tmp1, Tmp2, Tmp3, Tmp4;
784 SDOperand Result = Op;
785 bool isCustom = false;
787 switch (Node->getOpcode()) {
788 case ISD::FrameIndex:
789 case ISD::EntryToken:
791 case ISD::BasicBlock:
792 case ISD::TargetFrameIndex:
793 case ISD::TargetJumpTable:
794 case ISD::TargetConstant:
795 case ISD::TargetConstantFP:
796 case ISD::TargetConstantPool:
797 case ISD::TargetGlobalAddress:
798 case ISD::TargetGlobalTLSAddress:
799 case ISD::TargetExternalSymbol:
802 case ISD::MEMOPERAND:
805 // Primitives must all be legal.
806 assert(TLI.isOperationLegal(Node->getOpcode(), Node->getValueType(0)) &&
807 "This must be legal!");
810 if (Node->getOpcode() >= ISD::BUILTIN_OP_END) {
811 // If this is a target node, legalize it by legalizing the operands then
812 // passing it through.
813 SmallVector<SDOperand, 8> Ops;
814 for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i)
815 Ops.push_back(LegalizeOp(Node->getOperand(i)));
817 Result = DAG.UpdateNodeOperands(Result.getValue(0), &Ops[0], Ops.size());
819 for (unsigned i = 0, e = Node->getNumValues(); i != e; ++i)
820 AddLegalizedOperand(Op.getValue(i), Result.getValue(i));
821 return Result.getValue(Op.ResNo);
823 // Otherwise this is an unhandled builtin node. splat.
825 cerr << "NODE: "; Node->dump(&DAG); cerr << "\n";
827 assert(0 && "Do not know how to legalize this operator!");
829 case ISD::GLOBAL_OFFSET_TABLE:
830 case ISD::GlobalAddress:
831 case ISD::GlobalTLSAddress:
832 case ISD::ExternalSymbol:
833 case ISD::ConstantPool:
834 case ISD::JumpTable: // Nothing to do.
835 switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
836 default: assert(0 && "This action is not supported yet!");
837 case TargetLowering::Custom:
838 Tmp1 = TLI.LowerOperation(Op, DAG);
839 if (Tmp1.Val) Result = Tmp1;
840 // FALLTHROUGH if the target doesn't want to lower this op after all.
841 case TargetLowering::Legal:
846 case ISD::RETURNADDR:
847 // The only option for these nodes is to custom lower them. If the target
848 // does not custom lower them, then return zero.
849 Tmp1 = TLI.LowerOperation(Op, DAG);
853 Result = DAG.getConstant(0, TLI.getPointerTy());
855 case ISD::FRAME_TO_ARGS_OFFSET: {
856 MVT::ValueType VT = Node->getValueType(0);
857 switch (TLI.getOperationAction(Node->getOpcode(), VT)) {
858 default: assert(0 && "This action is not supported yet!");
859 case TargetLowering::Custom:
860 Result = TLI.LowerOperation(Op, DAG);
861 if (Result.Val) break;
863 case TargetLowering::Legal:
864 Result = DAG.getConstant(0, VT);
869 case ISD::EXCEPTIONADDR: {
870 Tmp1 = LegalizeOp(Node->getOperand(0));
871 MVT::ValueType VT = Node->getValueType(0);
872 switch (TLI.getOperationAction(Node->getOpcode(), VT)) {
873 default: assert(0 && "This action is not supported yet!");
874 case TargetLowering::Expand: {
875 unsigned Reg = TLI.getExceptionAddressRegister();
876 Result = DAG.getCopyFromReg(Tmp1, Reg, VT);
879 case TargetLowering::Custom:
880 Result = TLI.LowerOperation(Op, DAG);
881 if (Result.Val) break;
883 case TargetLowering::Legal: {
884 SDOperand Ops[] = { DAG.getConstant(0, VT), Tmp1 };
885 Result = DAG.getNode(ISD::MERGE_VALUES, DAG.getVTList(VT, MVT::Other),
891 if (Result.Val->getNumValues() == 1) break;
893 assert(Result.Val->getNumValues() == 2 &&
894 "Cannot return more than two values!");
896 // Since we produced two values, make sure to remember that we
897 // legalized both of them.
898 Tmp1 = LegalizeOp(Result);
899 Tmp2 = LegalizeOp(Result.getValue(1));
900 AddLegalizedOperand(Op.getValue(0), Tmp1);
901 AddLegalizedOperand(Op.getValue(1), Tmp2);
902 return Op.ResNo ? Tmp2 : Tmp1;
903 case ISD::EHSELECTION: {
904 Tmp1 = LegalizeOp(Node->getOperand(0));
905 Tmp2 = LegalizeOp(Node->getOperand(1));
906 MVT::ValueType VT = Node->getValueType(0);
907 switch (TLI.getOperationAction(Node->getOpcode(), VT)) {
908 default: assert(0 && "This action is not supported yet!");
909 case TargetLowering::Expand: {
910 unsigned Reg = TLI.getExceptionSelectorRegister();
911 Result = DAG.getCopyFromReg(Tmp2, Reg, VT);
914 case TargetLowering::Custom:
915 Result = TLI.LowerOperation(Op, DAG);
916 if (Result.Val) break;
918 case TargetLowering::Legal: {
919 SDOperand Ops[] = { DAG.getConstant(0, VT), Tmp2 };
920 Result = DAG.getNode(ISD::MERGE_VALUES, DAG.getVTList(VT, MVT::Other),
926 if (Result.Val->getNumValues() == 1) break;
928 assert(Result.Val->getNumValues() == 2 &&
929 "Cannot return more than two values!");
931 // Since we produced two values, make sure to remember that we
932 // legalized both of them.
933 Tmp1 = LegalizeOp(Result);
934 Tmp2 = LegalizeOp(Result.getValue(1));
935 AddLegalizedOperand(Op.getValue(0), Tmp1);
936 AddLegalizedOperand(Op.getValue(1), Tmp2);
937 return Op.ResNo ? Tmp2 : Tmp1;
938 case ISD::EH_RETURN: {
939 MVT::ValueType VT = Node->getValueType(0);
940 // The only "good" option for this node is to custom lower it.
941 switch (TLI.getOperationAction(Node->getOpcode(), VT)) {
942 default: assert(0 && "This action is not supported at all!");
943 case TargetLowering::Custom:
944 Result = TLI.LowerOperation(Op, DAG);
945 if (Result.Val) break;
947 case TargetLowering::Legal:
948 // Target does not know, how to lower this, lower to noop
949 Result = LegalizeOp(Node->getOperand(0));
954 case ISD::AssertSext:
955 case ISD::AssertZext:
956 Tmp1 = LegalizeOp(Node->getOperand(0));
957 Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
959 case ISD::MERGE_VALUES:
960 // Legalize eliminates MERGE_VALUES nodes.
961 Result = Node->getOperand(Op.ResNo);
963 case ISD::CopyFromReg:
964 Tmp1 = LegalizeOp(Node->getOperand(0));
965 Result = Op.getValue(0);
966 if (Node->getNumValues() == 2) {
967 Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
969 assert(Node->getNumValues() == 3 && "Invalid copyfromreg!");
970 if (Node->getNumOperands() == 3) {
971 Tmp2 = LegalizeOp(Node->getOperand(2));
972 Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1),Tmp2);
974 Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
976 AddLegalizedOperand(Op.getValue(2), Result.getValue(2));
978 // Since CopyFromReg produces two values, make sure to remember that we
979 // legalized both of them.
980 AddLegalizedOperand(Op.getValue(0), Result);
981 AddLegalizedOperand(Op.getValue(1), Result.getValue(1));
982 return Result.getValue(Op.ResNo);
984 MVT::ValueType VT = Op.getValueType();
985 switch (TLI.getOperationAction(ISD::UNDEF, VT)) {
986 default: assert(0 && "This action is not supported yet!");
987 case TargetLowering::Expand:
988 if (MVT::isInteger(VT))
989 Result = DAG.getConstant(0, VT);
990 else if (MVT::isFloatingPoint(VT))
991 Result = DAG.getConstantFP(APFloat(APInt(MVT::getSizeInBits(VT), 0)),
994 assert(0 && "Unknown value type!");
996 case TargetLowering::Legal:
1002 case ISD::INTRINSIC_W_CHAIN:
1003 case ISD::INTRINSIC_WO_CHAIN:
1004 case ISD::INTRINSIC_VOID: {
1005 SmallVector<SDOperand, 8> Ops;
1006 for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i)
1007 Ops.push_back(LegalizeOp(Node->getOperand(i)));
1008 Result = DAG.UpdateNodeOperands(Result, &Ops[0], Ops.size());
1010 // Allow the target to custom lower its intrinsics if it wants to.
1011 if (TLI.getOperationAction(Node->getOpcode(), MVT::Other) ==
1012 TargetLowering::Custom) {
1013 Tmp3 = TLI.LowerOperation(Result, DAG);
1014 if (Tmp3.Val) Result = Tmp3;
1017 if (Result.Val->getNumValues() == 1) break;
1019 // Must have return value and chain result.
1020 assert(Result.Val->getNumValues() == 2 &&
1021 "Cannot return more than two values!");
1023 // Since loads produce two values, make sure to remember that we
1024 // legalized both of them.
1025 AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
1026 AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
1027 return Result.getValue(Op.ResNo);
1031 assert(Node->getNumOperands() == 5 && "Invalid LOCATION node!");
1032 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the input chain.
1034 switch (TLI.getOperationAction(ISD::LOCATION, MVT::Other)) {
1035 case TargetLowering::Promote:
1036 default: assert(0 && "This action is not supported yet!");
1037 case TargetLowering::Expand: {
1038 MachineModuleInfo *MMI = DAG.getMachineModuleInfo();
1039 bool useDEBUG_LOC = TLI.isOperationLegal(ISD::DEBUG_LOC, MVT::Other);
1040 bool useLABEL = TLI.isOperationLegal(ISD::LABEL, MVT::Other);
1042 if (MMI && (useDEBUG_LOC || useLABEL)) {
1043 const std::string &FName =
1044 cast<StringSDNode>(Node->getOperand(3))->getValue();
1045 const std::string &DirName =
1046 cast<StringSDNode>(Node->getOperand(4))->getValue();
1047 unsigned SrcFile = MMI->RecordSource(DirName, FName);
1049 SmallVector<SDOperand, 8> Ops;
1050 Ops.push_back(Tmp1); // chain
1051 SDOperand LineOp = Node->getOperand(1);
1052 SDOperand ColOp = Node->getOperand(2);
1055 Ops.push_back(LineOp); // line #
1056 Ops.push_back(ColOp); // col #
1057 Ops.push_back(DAG.getConstant(SrcFile, MVT::i32)); // source file id
1058 Result = DAG.getNode(ISD::DEBUG_LOC, MVT::Other, &Ops[0], Ops.size());
1060 unsigned Line = cast<ConstantSDNode>(LineOp)->getValue();
1061 unsigned Col = cast<ConstantSDNode>(ColOp)->getValue();
1062 unsigned ID = MMI->RecordSourceLine(Line, Col, SrcFile);
1063 Ops.push_back(DAG.getConstant(ID, MVT::i32));
1064 Ops.push_back(DAG.getConstant(0, MVT::i32)); // a debug label
1065 Result = DAG.getNode(ISD::LABEL, MVT::Other, &Ops[0], Ops.size());
1068 Result = Tmp1; // chain
1072 case TargetLowering::Legal:
1073 if (Tmp1 != Node->getOperand(0) ||
1074 getTypeAction(Node->getOperand(1).getValueType()) == Promote) {
1075 SmallVector<SDOperand, 8> Ops;
1076 Ops.push_back(Tmp1);
1077 if (getTypeAction(Node->getOperand(1).getValueType()) == Legal) {
1078 Ops.push_back(Node->getOperand(1)); // line # must be legal.
1079 Ops.push_back(Node->getOperand(2)); // col # must be legal.
1081 // Otherwise promote them.
1082 Ops.push_back(PromoteOp(Node->getOperand(1)));
1083 Ops.push_back(PromoteOp(Node->getOperand(2)));
1085 Ops.push_back(Node->getOperand(3)); // filename must be legal.
1086 Ops.push_back(Node->getOperand(4)); // working dir # must be legal.
1087 Result = DAG.UpdateNodeOperands(Result, &Ops[0], Ops.size());
1094 assert(Node->getNumOperands() == 3 && "Invalid DECLARE node!");
1095 switch (TLI.getOperationAction(ISD::DECLARE, MVT::Other)) {
1096 default: assert(0 && "This action is not supported yet!");
1097 case TargetLowering::Legal:
1098 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
1099 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the address.
1100 Tmp3 = LegalizeOp(Node->getOperand(2)); // Legalize the variable.
1101 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
1106 case ISD::DEBUG_LOC:
1107 assert(Node->getNumOperands() == 4 && "Invalid DEBUG_LOC node!");
1108 switch (TLI.getOperationAction(ISD::DEBUG_LOC, MVT::Other)) {
1109 default: assert(0 && "This action is not supported yet!");
1110 case TargetLowering::Legal:
1111 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
1112 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the line #.
1113 Tmp3 = LegalizeOp(Node->getOperand(2)); // Legalize the col #.
1114 Tmp4 = LegalizeOp(Node->getOperand(3)); // Legalize the source file id.
1115 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3, Tmp4);
1121 assert(Node->getNumOperands() == 3 && "Invalid LABEL node!");
1122 switch (TLI.getOperationAction(ISD::LABEL, MVT::Other)) {
1123 default: assert(0 && "This action is not supported yet!");
1124 case TargetLowering::Legal:
1125 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
1126 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the label id.
1127 Tmp3 = LegalizeOp(Node->getOperand(2)); // Legalize the "flavor" operand.
1128 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
1130 case TargetLowering::Expand:
1131 Result = LegalizeOp(Node->getOperand(0));
1136 case ISD::Constant: {
1137 ConstantSDNode *CN = cast<ConstantSDNode>(Node);
1139 TLI.getOperationAction(ISD::Constant, CN->getValueType(0));
1141 // We know we don't need to expand constants here, constants only have one
1142 // value and we check that it is fine above.
1144 if (opAction == TargetLowering::Custom) {
1145 Tmp1 = TLI.LowerOperation(Result, DAG);
1151 case ISD::ConstantFP: {
1152 // Spill FP immediates to the constant pool if the target cannot directly
1153 // codegen them. Targets often have some immediate values that can be
1154 // efficiently generated into an FP register without a load. We explicitly
1155 // leave these constants as ConstantFP nodes for the target to deal with.
1156 ConstantFPSDNode *CFP = cast<ConstantFPSDNode>(Node);
1158 switch (TLI.getOperationAction(ISD::ConstantFP, CFP->getValueType(0))) {
1159 default: assert(0 && "This action is not supported yet!");
1160 case TargetLowering::Legal:
1162 case TargetLowering::Custom:
1163 Tmp3 = TLI.LowerOperation(Result, DAG);
1169 case TargetLowering::Expand: {
1170 // Check to see if this FP immediate is already legal.
1171 bool isLegal = false;
1172 for (TargetLowering::legal_fpimm_iterator I = TLI.legal_fpimm_begin(),
1173 E = TLI.legal_fpimm_end(); I != E; ++I) {
1174 if (CFP->isExactlyValue(*I)) {
1179 // If this is a legal constant, turn it into a TargetConstantFP node.
1182 Result = ExpandConstantFP(CFP, true, DAG, TLI);
1187 case ISD::TokenFactor:
1188 if (Node->getNumOperands() == 2) {
1189 Tmp1 = LegalizeOp(Node->getOperand(0));
1190 Tmp2 = LegalizeOp(Node->getOperand(1));
1191 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
1192 } else if (Node->getNumOperands() == 3) {
1193 Tmp1 = LegalizeOp(Node->getOperand(0));
1194 Tmp2 = LegalizeOp(Node->getOperand(1));
1195 Tmp3 = LegalizeOp(Node->getOperand(2));
1196 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
1198 SmallVector<SDOperand, 8> Ops;
1199 // Legalize the operands.
1200 for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i)
1201 Ops.push_back(LegalizeOp(Node->getOperand(i)));
1202 Result = DAG.UpdateNodeOperands(Result, &Ops[0], Ops.size());
1206 case ISD::FORMAL_ARGUMENTS:
1208 // The only option for this is to custom lower it.
1209 Tmp3 = TLI.LowerOperation(Result.getValue(0), DAG);
1210 assert(Tmp3.Val && "Target didn't custom lower this node!");
1212 // The number of incoming and outgoing values should match; unless the final
1213 // outgoing value is a flag.
1214 assert((Tmp3.Val->getNumValues() == Result.Val->getNumValues() ||
1215 (Tmp3.Val->getNumValues() == Result.Val->getNumValues() + 1 &&
1216 Tmp3.Val->getValueType(Tmp3.Val->getNumValues() - 1) ==
1218 "Lowering call/formal_arguments produced unexpected # results!");
1220 // Since CALL/FORMAL_ARGUMENTS nodes produce multiple values, make sure to
1221 // remember that we legalized all of them, so it doesn't get relegalized.
1222 for (unsigned i = 0, e = Tmp3.Val->getNumValues(); i != e; ++i) {
1223 if (Tmp3.Val->getValueType(i) == MVT::Flag)
1225 Tmp1 = LegalizeOp(Tmp3.getValue(i));
1228 AddLegalizedOperand(SDOperand(Node, i), Tmp1);
1231 case ISD::EXTRACT_SUBREG: {
1232 Tmp1 = LegalizeOp(Node->getOperand(0));
1233 ConstantSDNode *idx = dyn_cast<ConstantSDNode>(Node->getOperand(1));
1234 assert(idx && "Operand must be a constant");
1235 Tmp2 = DAG.getTargetConstant(idx->getValue(), idx->getValueType(0));
1236 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
1239 case ISD::INSERT_SUBREG: {
1240 Tmp1 = LegalizeOp(Node->getOperand(0));
1241 Tmp2 = LegalizeOp(Node->getOperand(1));
1242 ConstantSDNode *idx = dyn_cast<ConstantSDNode>(Node->getOperand(2));
1243 assert(idx && "Operand must be a constant");
1244 Tmp3 = DAG.getTargetConstant(idx->getValue(), idx->getValueType(0));
1245 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
1248 case ISD::BUILD_VECTOR:
1249 switch (TLI.getOperationAction(ISD::BUILD_VECTOR, Node->getValueType(0))) {
1250 default: assert(0 && "This action is not supported yet!");
1251 case TargetLowering::Custom:
1252 Tmp3 = TLI.LowerOperation(Result, DAG);
1258 case TargetLowering::Expand:
1259 Result = ExpandBUILD_VECTOR(Result.Val);
1263 case ISD::INSERT_VECTOR_ELT:
1264 Tmp1 = LegalizeOp(Node->getOperand(0)); // InVec
1265 Tmp3 = LegalizeOp(Node->getOperand(2)); // InEltNo
1267 // The type of the value to insert may not be legal, even though the vector
1268 // type is legal. Legalize/Promote accordingly. We do not handle Expand
1270 switch (getTypeAction(Node->getOperand(1).getValueType())) {
1271 default: assert(0 && "Cannot expand insert element operand");
1272 case Legal: Tmp2 = LegalizeOp(Node->getOperand(1)); break;
1273 case Promote: Tmp2 = PromoteOp(Node->getOperand(1)); break;
1275 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
1277 switch (TLI.getOperationAction(ISD::INSERT_VECTOR_ELT,
1278 Node->getValueType(0))) {
1279 default: assert(0 && "This action is not supported yet!");
1280 case TargetLowering::Legal:
1282 case TargetLowering::Custom:
1283 Tmp4 = TLI.LowerOperation(Result, DAG);
1289 case TargetLowering::Expand: {
1290 // If the insert index is a constant, codegen this as a scalar_to_vector,
1291 // then a shuffle that inserts it into the right position in the vector.
1292 if (ConstantSDNode *InsertPos = dyn_cast<ConstantSDNode>(Tmp3)) {
1293 // SCALAR_TO_VECTOR requires that the type of the value being inserted
1294 // match the element type of the vector being created.
1295 if (Tmp2.getValueType() ==
1296 MVT::getVectorElementType(Op.getValueType())) {
1297 SDOperand ScVec = DAG.getNode(ISD::SCALAR_TO_VECTOR,
1298 Tmp1.getValueType(), Tmp2);
1300 unsigned NumElts = MVT::getVectorNumElements(Tmp1.getValueType());
1301 MVT::ValueType ShufMaskVT = MVT::getIntVectorWithNumElements(NumElts);
1302 MVT::ValueType ShufMaskEltVT = MVT::getVectorElementType(ShufMaskVT);
1304 // We generate a shuffle of InVec and ScVec, so the shuffle mask
1305 // should be 0,1,2,3,4,5... with the appropriate element replaced with
1306 // elt 0 of the RHS.
1307 SmallVector<SDOperand, 8> ShufOps;
1308 for (unsigned i = 0; i != NumElts; ++i) {
1309 if (i != InsertPos->getValue())
1310 ShufOps.push_back(DAG.getConstant(i, ShufMaskEltVT));
1312 ShufOps.push_back(DAG.getConstant(NumElts, ShufMaskEltVT));
1314 SDOperand ShufMask = DAG.getNode(ISD::BUILD_VECTOR, ShufMaskVT,
1315 &ShufOps[0], ShufOps.size());
1317 Result = DAG.getNode(ISD::VECTOR_SHUFFLE, Tmp1.getValueType(),
1318 Tmp1, ScVec, ShufMask);
1319 Result = LegalizeOp(Result);
1324 // If the target doesn't support this, we have to spill the input vector
1325 // to a temporary stack slot, update the element, then reload it. This is
1326 // badness. We could also load the value into a vector register (either
1327 // with a "move to register" or "extload into register" instruction, then
1328 // permute it into place, if the idx is a constant and if the idx is
1329 // supported by the target.
1330 MVT::ValueType VT = Tmp1.getValueType();
1331 MVT::ValueType EltVT = MVT::getVectorElementType(VT);
1332 MVT::ValueType IdxVT = Tmp3.getValueType();
1333 MVT::ValueType PtrVT = TLI.getPointerTy();
1334 SDOperand StackPtr = DAG.CreateStackTemporary(VT);
1336 FrameIndexSDNode *StackPtrFI = cast<FrameIndexSDNode>(StackPtr.Val);
1337 int SPFI = StackPtrFI->getIndex();
1339 // Store the vector.
1340 SDOperand Ch = DAG.getStore(DAG.getEntryNode(), Tmp1, StackPtr,
1341 PseudoSourceValue::getFixedStack(),
1344 // Truncate or zero extend offset to target pointer type.
1345 unsigned CastOpc = (IdxVT > PtrVT) ? ISD::TRUNCATE : ISD::ZERO_EXTEND;
1346 Tmp3 = DAG.getNode(CastOpc, PtrVT, Tmp3);
1347 // Add the offset to the index.
1348 unsigned EltSize = MVT::getSizeInBits(EltVT)/8;
1349 Tmp3 = DAG.getNode(ISD::MUL, IdxVT, Tmp3,DAG.getConstant(EltSize, IdxVT));
1350 SDOperand StackPtr2 = DAG.getNode(ISD::ADD, IdxVT, Tmp3, StackPtr);
1351 // Store the scalar value.
1352 Ch = DAG.getTruncStore(Ch, Tmp2, StackPtr2,
1353 PseudoSourceValue::getFixedStack(), SPFI, EltVT);
1354 // Load the updated vector.
1355 Result = DAG.getLoad(VT, Ch, StackPtr,
1356 PseudoSourceValue::getFixedStack(), SPFI);
1361 case ISD::SCALAR_TO_VECTOR:
1362 if (!TLI.isTypeLegal(Node->getOperand(0).getValueType())) {
1363 Result = LegalizeOp(ExpandSCALAR_TO_VECTOR(Node));
1367 Tmp1 = LegalizeOp(Node->getOperand(0)); // InVal
1368 Result = DAG.UpdateNodeOperands(Result, Tmp1);
1369 switch (TLI.getOperationAction(ISD::SCALAR_TO_VECTOR,
1370 Node->getValueType(0))) {
1371 default: assert(0 && "This action is not supported yet!");
1372 case TargetLowering::Legal:
1374 case TargetLowering::Custom:
1375 Tmp3 = TLI.LowerOperation(Result, DAG);
1381 case TargetLowering::Expand:
1382 Result = LegalizeOp(ExpandSCALAR_TO_VECTOR(Node));
1386 case ISD::VECTOR_SHUFFLE:
1387 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the input vectors,
1388 Tmp2 = LegalizeOp(Node->getOperand(1)); // but not the shuffle mask.
1389 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
1391 // Allow targets to custom lower the SHUFFLEs they support.
1392 switch (TLI.getOperationAction(ISD::VECTOR_SHUFFLE,Result.getValueType())) {
1393 default: assert(0 && "Unknown operation action!");
1394 case TargetLowering::Legal:
1395 assert(isShuffleLegal(Result.getValueType(), Node->getOperand(2)) &&
1396 "vector shuffle should not be created if not legal!");
1398 case TargetLowering::Custom:
1399 Tmp3 = TLI.LowerOperation(Result, DAG);
1405 case TargetLowering::Expand: {
1406 MVT::ValueType VT = Node->getValueType(0);
1407 MVT::ValueType EltVT = MVT::getVectorElementType(VT);
1408 MVT::ValueType PtrVT = TLI.getPointerTy();
1409 SDOperand Mask = Node->getOperand(2);
1410 unsigned NumElems = Mask.getNumOperands();
1411 SmallVector<SDOperand,8> Ops;
1412 for (unsigned i = 0; i != NumElems; ++i) {
1413 SDOperand Arg = Mask.getOperand(i);
1414 if (Arg.getOpcode() == ISD::UNDEF) {
1415 Ops.push_back(DAG.getNode(ISD::UNDEF, EltVT));
1417 assert(isa<ConstantSDNode>(Arg) && "Invalid VECTOR_SHUFFLE mask!");
1418 unsigned Idx = cast<ConstantSDNode>(Arg)->getValue();
1420 Ops.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, EltVT, Tmp1,
1421 DAG.getConstant(Idx, PtrVT)));
1423 Ops.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, EltVT, Tmp2,
1424 DAG.getConstant(Idx - NumElems, PtrVT)));
1427 Result = DAG.getNode(ISD::BUILD_VECTOR, VT, &Ops[0], Ops.size());
1430 case TargetLowering::Promote: {
1431 // Change base type to a different vector type.
1432 MVT::ValueType OVT = Node->getValueType(0);
1433 MVT::ValueType NVT = TLI.getTypeToPromoteTo(Node->getOpcode(), OVT);
1435 // Cast the two input vectors.
1436 Tmp1 = DAG.getNode(ISD::BIT_CONVERT, NVT, Tmp1);
1437 Tmp2 = DAG.getNode(ISD::BIT_CONVERT, NVT, Tmp2);
1439 // Convert the shuffle mask to the right # elements.
1440 Tmp3 = SDOperand(isShuffleLegal(OVT, Node->getOperand(2)), 0);
1441 assert(Tmp3.Val && "Shuffle not legal?");
1442 Result = DAG.getNode(ISD::VECTOR_SHUFFLE, NVT, Tmp1, Tmp2, Tmp3);
1443 Result = DAG.getNode(ISD::BIT_CONVERT, OVT, Result);
1449 case ISD::EXTRACT_VECTOR_ELT:
1450 Tmp1 = Node->getOperand(0);
1451 Tmp2 = LegalizeOp(Node->getOperand(1));
1452 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
1453 Result = ExpandEXTRACT_VECTOR_ELT(Result);
1456 case ISD::EXTRACT_SUBVECTOR:
1457 Tmp1 = Node->getOperand(0);
1458 Tmp2 = LegalizeOp(Node->getOperand(1));
1459 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
1460 Result = ExpandEXTRACT_SUBVECTOR(Result);
1463 case ISD::CALLSEQ_START: {
1464 SDNode *CallEnd = FindCallEndFromCallStart(Node);
1466 // Recursively Legalize all of the inputs of the call end that do not lead
1467 // to this call start. This ensures that any libcalls that need be inserted
1468 // are inserted *before* the CALLSEQ_START.
1469 {SmallPtrSet<SDNode*, 32> NodesLeadingTo;
1470 for (unsigned i = 0, e = CallEnd->getNumOperands(); i != e; ++i)
1471 LegalizeAllNodesNotLeadingTo(CallEnd->getOperand(i).Val, Node,
1475 // Now that we legalized all of the inputs (which may have inserted
1476 // libcalls) create the new CALLSEQ_START node.
1477 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
1479 // Merge in the last call, to ensure that this call start after the last
1481 if (LastCALLSEQ_END.getOpcode() != ISD::EntryToken) {
1482 Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
1483 Tmp1 = LegalizeOp(Tmp1);
1486 // Do not try to legalize the target-specific arguments (#1+).
1487 if (Tmp1 != Node->getOperand(0)) {
1488 SmallVector<SDOperand, 8> Ops(Node->op_begin(), Node->op_end());
1490 Result = DAG.UpdateNodeOperands(Result, &Ops[0], Ops.size());
1493 // Remember that the CALLSEQ_START is legalized.
1494 AddLegalizedOperand(Op.getValue(0), Result);
1495 if (Node->getNumValues() == 2) // If this has a flag result, remember it.
1496 AddLegalizedOperand(Op.getValue(1), Result.getValue(1));
1498 // Now that the callseq_start and all of the non-call nodes above this call
1499 // sequence have been legalized, legalize the call itself. During this
1500 // process, no libcalls can/will be inserted, guaranteeing that no calls
1502 assert(!IsLegalizingCall && "Inconsistent sequentialization of calls!");
1503 SDOperand InCallSEQ = LastCALLSEQ_END;
1504 // Note that we are selecting this call!
1505 LastCALLSEQ_END = SDOperand(CallEnd, 0);
1506 IsLegalizingCall = true;
1508 // Legalize the call, starting from the CALLSEQ_END.
1509 LegalizeOp(LastCALLSEQ_END);
1510 assert(!IsLegalizingCall && "CALLSEQ_END should have cleared this!");
1513 case ISD::CALLSEQ_END:
1514 // If the CALLSEQ_START node hasn't been legalized first, legalize it. This
1515 // will cause this node to be legalized as well as handling libcalls right.
1516 if (LastCALLSEQ_END.Val != Node) {
1517 LegalizeOp(SDOperand(FindCallStartFromCallEnd(Node), 0));
1518 DenseMap<SDOperand, SDOperand>::iterator I = LegalizedNodes.find(Op);
1519 assert(I != LegalizedNodes.end() &&
1520 "Legalizing the call start should have legalized this node!");
1524 // Otherwise, the call start has been legalized and everything is going
1525 // according to plan. Just legalize ourselves normally here.
1526 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
1527 // Do not try to legalize the target-specific arguments (#1+), except for
1528 // an optional flag input.
1529 if (Node->getOperand(Node->getNumOperands()-1).getValueType() != MVT::Flag){
1530 if (Tmp1 != Node->getOperand(0)) {
1531 SmallVector<SDOperand, 8> Ops(Node->op_begin(), Node->op_end());
1533 Result = DAG.UpdateNodeOperands(Result, &Ops[0], Ops.size());
1536 Tmp2 = LegalizeOp(Node->getOperand(Node->getNumOperands()-1));
1537 if (Tmp1 != Node->getOperand(0) ||
1538 Tmp2 != Node->getOperand(Node->getNumOperands()-1)) {
1539 SmallVector<SDOperand, 8> Ops(Node->op_begin(), Node->op_end());
1542 Result = DAG.UpdateNodeOperands(Result, &Ops[0], Ops.size());
1545 assert(IsLegalizingCall && "Call sequence imbalance between start/end?");
1546 // This finishes up call legalization.
1547 IsLegalizingCall = false;
1549 // If the CALLSEQ_END node has a flag, remember that we legalized it.
1550 AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
1551 if (Node->getNumValues() == 2)
1552 AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
1553 return Result.getValue(Op.ResNo);
1554 case ISD::DYNAMIC_STACKALLOC: {
1555 MVT::ValueType VT = Node->getValueType(0);
1556 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
1557 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the size.
1558 Tmp3 = LegalizeOp(Node->getOperand(2)); // Legalize the alignment.
1559 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
1561 Tmp1 = Result.getValue(0);
1562 Tmp2 = Result.getValue(1);
1563 switch (TLI.getOperationAction(Node->getOpcode(), VT)) {
1564 default: assert(0 && "This action is not supported yet!");
1565 case TargetLowering::Expand: {
1566 unsigned SPReg = TLI.getStackPointerRegisterToSaveRestore();
1567 assert(SPReg && "Target cannot require DYNAMIC_STACKALLOC expansion and"
1568 " not tell us which reg is the stack pointer!");
1569 SDOperand Chain = Tmp1.getOperand(0);
1571 // Chain the dynamic stack allocation so that it doesn't modify the stack
1572 // pointer when other instructions are using the stack.
1573 Chain = DAG.getCALLSEQ_START(Chain,
1574 DAG.getConstant(0, TLI.getPointerTy()));
1576 SDOperand Size = Tmp2.getOperand(1);
1577 SDOperand SP = DAG.getCopyFromReg(Chain, SPReg, VT);
1578 Chain = SP.getValue(1);
1579 unsigned Align = cast<ConstantSDNode>(Tmp3)->getValue();
1580 unsigned StackAlign =
1581 TLI.getTargetMachine().getFrameInfo()->getStackAlignment();
1582 if (Align > StackAlign)
1583 SP = DAG.getNode(ISD::AND, VT, SP,
1584 DAG.getConstant(-(uint64_t)Align, VT));
1585 Tmp1 = DAG.getNode(ISD::SUB, VT, SP, Size); // Value
1586 Chain = DAG.getCopyToReg(Chain, SPReg, Tmp1); // Output chain
1589 DAG.getCALLSEQ_END(Chain,
1590 DAG.getConstant(0, TLI.getPointerTy()),
1591 DAG.getConstant(0, TLI.getPointerTy()),
1594 Tmp1 = LegalizeOp(Tmp1);
1595 Tmp2 = LegalizeOp(Tmp2);
1598 case TargetLowering::Custom:
1599 Tmp3 = TLI.LowerOperation(Tmp1, DAG);
1601 Tmp1 = LegalizeOp(Tmp3);
1602 Tmp2 = LegalizeOp(Tmp3.getValue(1));
1605 case TargetLowering::Legal:
1608 // Since this op produce two values, make sure to remember that we
1609 // legalized both of them.
1610 AddLegalizedOperand(SDOperand(Node, 0), Tmp1);
1611 AddLegalizedOperand(SDOperand(Node, 1), Tmp2);
1612 return Op.ResNo ? Tmp2 : Tmp1;
1614 case ISD::INLINEASM: {
1615 SmallVector<SDOperand, 8> Ops(Node->op_begin(), Node->op_end());
1616 bool Changed = false;
1617 // Legalize all of the operands of the inline asm, in case they are nodes
1618 // that need to be expanded or something. Note we skip the asm string and
1619 // all of the TargetConstant flags.
1620 SDOperand Op = LegalizeOp(Ops[0]);
1621 Changed = Op != Ops[0];
1624 bool HasInFlag = Ops.back().getValueType() == MVT::Flag;
1625 for (unsigned i = 2, e = Ops.size()-HasInFlag; i < e; ) {
1626 unsigned NumVals = cast<ConstantSDNode>(Ops[i])->getValue() >> 3;
1627 for (++i; NumVals; ++i, --NumVals) {
1628 SDOperand Op = LegalizeOp(Ops[i]);
1637 Op = LegalizeOp(Ops.back());
1638 Changed |= Op != Ops.back();
1643 Result = DAG.UpdateNodeOperands(Result, &Ops[0], Ops.size());
1645 // INLINE asm returns a chain and flag, make sure to add both to the map.
1646 AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
1647 AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
1648 return Result.getValue(Op.ResNo);
1651 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
1652 // Ensure that libcalls are emitted before a branch.
1653 Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
1654 Tmp1 = LegalizeOp(Tmp1);
1655 LastCALLSEQ_END = DAG.getEntryNode();
1657 Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
1660 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
1661 // Ensure that libcalls are emitted before a branch.
1662 Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
1663 Tmp1 = LegalizeOp(Tmp1);
1664 LastCALLSEQ_END = DAG.getEntryNode();
1666 switch (getTypeAction(Node->getOperand(1).getValueType())) {
1667 default: assert(0 && "Indirect target must be legal type (pointer)!");
1669 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the condition.
1672 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
1675 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
1676 // Ensure that libcalls are emitted before a branch.
1677 Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
1678 Tmp1 = LegalizeOp(Tmp1);
1679 LastCALLSEQ_END = DAG.getEntryNode();
1681 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the jumptable node.
1682 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
1684 switch (TLI.getOperationAction(ISD::BR_JT, MVT::Other)) {
1685 default: assert(0 && "This action is not supported yet!");
1686 case TargetLowering::Legal: break;
1687 case TargetLowering::Custom:
1688 Tmp1 = TLI.LowerOperation(Result, DAG);
1689 if (Tmp1.Val) Result = Tmp1;
1691 case TargetLowering::Expand: {
1692 SDOperand Chain = Result.getOperand(0);
1693 SDOperand Table = Result.getOperand(1);
1694 SDOperand Index = Result.getOperand(2);
1696 MVT::ValueType PTy = TLI.getPointerTy();
1697 MachineFunction &MF = DAG.getMachineFunction();
1698 unsigned EntrySize = MF.getJumpTableInfo()->getEntrySize();
1699 Index= DAG.getNode(ISD::MUL, PTy, Index, DAG.getConstant(EntrySize, PTy));
1700 SDOperand Addr = DAG.getNode(ISD::ADD, PTy, Index, Table);
1703 switch (EntrySize) {
1704 default: assert(0 && "Size of jump table not supported yet."); break;
1705 case 4: LD = DAG.getLoad(MVT::i32, Chain, Addr,
1706 PseudoSourceValue::getJumpTable(), 0); break;
1707 case 8: LD = DAG.getLoad(MVT::i64, Chain, Addr,
1708 PseudoSourceValue::getJumpTable(), 0); break;
1712 if (TLI.getTargetMachine().getRelocationModel() == Reloc::PIC_) {
1713 // For PIC, the sequence is:
1714 // BRIND(load(Jumptable + index) + RelocBase)
1715 // RelocBase can be JumpTable, GOT or some sort of global base.
1716 if (PTy != MVT::i32)
1717 Addr = DAG.getNode(ISD::SIGN_EXTEND, PTy, Addr);
1718 Addr = DAG.getNode(ISD::ADD, PTy, Addr,
1719 TLI.getPICJumpTableRelocBase(Table, DAG));
1721 Result = DAG.getNode(ISD::BRIND, MVT::Other, LD.getValue(1), Addr);
1726 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
1727 // Ensure that libcalls are emitted before a return.
1728 Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
1729 Tmp1 = LegalizeOp(Tmp1);
1730 LastCALLSEQ_END = DAG.getEntryNode();
1732 switch (getTypeAction(Node->getOperand(1).getValueType())) {
1733 case Expand: assert(0 && "It's impossible to expand bools");
1735 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the condition.
1738 Tmp2 = PromoteOp(Node->getOperand(1)); // Promote the condition.
1740 // The top bits of the promoted condition are not necessarily zero, ensure
1741 // that the value is properly zero extended.
1742 if (!DAG.MaskedValueIsZero(Tmp2,
1743 MVT::getIntVTBitMask(Tmp2.getValueType())^1))
1744 Tmp2 = DAG.getZeroExtendInReg(Tmp2, MVT::i1);
1748 // Basic block destination (Op#2) is always legal.
1749 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
1751 switch (TLI.getOperationAction(ISD::BRCOND, MVT::Other)) {
1752 default: assert(0 && "This action is not supported yet!");
1753 case TargetLowering::Legal: break;
1754 case TargetLowering::Custom:
1755 Tmp1 = TLI.LowerOperation(Result, DAG);
1756 if (Tmp1.Val) Result = Tmp1;
1758 case TargetLowering::Expand:
1759 // Expand brcond's setcc into its constituent parts and create a BR_CC
1761 if (Tmp2.getOpcode() == ISD::SETCC) {
1762 Result = DAG.getNode(ISD::BR_CC, MVT::Other, Tmp1, Tmp2.getOperand(2),
1763 Tmp2.getOperand(0), Tmp2.getOperand(1),
1764 Node->getOperand(2));
1766 Result = DAG.getNode(ISD::BR_CC, MVT::Other, Tmp1,
1767 DAG.getCondCode(ISD::SETNE), Tmp2,
1768 DAG.getConstant(0, Tmp2.getValueType()),
1769 Node->getOperand(2));
1775 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
1776 // Ensure that libcalls are emitted before a branch.
1777 Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
1778 Tmp1 = LegalizeOp(Tmp1);
1779 Tmp2 = Node->getOperand(2); // LHS
1780 Tmp3 = Node->getOperand(3); // RHS
1781 Tmp4 = Node->getOperand(1); // CC
1783 LegalizeSetCCOperands(Tmp2, Tmp3, Tmp4);
1784 LastCALLSEQ_END = DAG.getEntryNode();
1786 // If we didn't get both a LHS and RHS back from LegalizeSetCCOperands,
1787 // the LHS is a legal SETCC itself. In this case, we need to compare
1788 // the result against zero to select between true and false values.
1789 if (Tmp3.Val == 0) {
1790 Tmp3 = DAG.getConstant(0, Tmp2.getValueType());
1791 Tmp4 = DAG.getCondCode(ISD::SETNE);
1794 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp4, Tmp2, Tmp3,
1795 Node->getOperand(4));
1797 switch (TLI.getOperationAction(ISD::BR_CC, Tmp3.getValueType())) {
1798 default: assert(0 && "Unexpected action for BR_CC!");
1799 case TargetLowering::Legal: break;
1800 case TargetLowering::Custom:
1801 Tmp4 = TLI.LowerOperation(Result, DAG);
1802 if (Tmp4.Val) Result = Tmp4;
1807 LoadSDNode *LD = cast<LoadSDNode>(Node);
1808 Tmp1 = LegalizeOp(LD->getChain()); // Legalize the chain.
1809 Tmp2 = LegalizeOp(LD->getBasePtr()); // Legalize the base pointer.
1811 ISD::LoadExtType ExtType = LD->getExtensionType();
1812 if (ExtType == ISD::NON_EXTLOAD) {
1813 MVT::ValueType VT = Node->getValueType(0);
1814 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, LD->getOffset());
1815 Tmp3 = Result.getValue(0);
1816 Tmp4 = Result.getValue(1);
1818 switch (TLI.getOperationAction(Node->getOpcode(), VT)) {
1819 default: assert(0 && "This action is not supported yet!");
1820 case TargetLowering::Legal:
1821 // If this is an unaligned load and the target doesn't support it,
1823 if (!TLI.allowsUnalignedMemoryAccesses()) {
1824 unsigned ABIAlignment = TLI.getTargetData()->
1825 getABITypeAlignment(MVT::getTypeForValueType(LD->getMemoryVT()));
1826 if (LD->getAlignment() < ABIAlignment){
1827 Result = ExpandUnalignedLoad(cast<LoadSDNode>(Result.Val), DAG,
1829 Tmp3 = Result.getOperand(0);
1830 Tmp4 = Result.getOperand(1);
1831 Tmp3 = LegalizeOp(Tmp3);
1832 Tmp4 = LegalizeOp(Tmp4);
1836 case TargetLowering::Custom:
1837 Tmp1 = TLI.LowerOperation(Tmp3, DAG);
1839 Tmp3 = LegalizeOp(Tmp1);
1840 Tmp4 = LegalizeOp(Tmp1.getValue(1));
1843 case TargetLowering::Promote: {
1844 // Only promote a load of vector type to another.
1845 assert(MVT::isVector(VT) && "Cannot promote this load!");
1846 // Change base type to a different vector type.
1847 MVT::ValueType NVT = TLI.getTypeToPromoteTo(Node->getOpcode(), VT);
1849 Tmp1 = DAG.getLoad(NVT, Tmp1, Tmp2, LD->getSrcValue(),
1850 LD->getSrcValueOffset(),
1851 LD->isVolatile(), LD->getAlignment());
1852 Tmp3 = LegalizeOp(DAG.getNode(ISD::BIT_CONVERT, VT, Tmp1));
1853 Tmp4 = LegalizeOp(Tmp1.getValue(1));
1857 // Since loads produce two values, make sure to remember that we
1858 // legalized both of them.
1859 AddLegalizedOperand(SDOperand(Node, 0), Tmp3);
1860 AddLegalizedOperand(SDOperand(Node, 1), Tmp4);
1861 return Op.ResNo ? Tmp4 : Tmp3;
1863 MVT::ValueType SrcVT = LD->getMemoryVT();
1864 unsigned SrcWidth = MVT::getSizeInBits(SrcVT);
1865 int SVOffset = LD->getSrcValueOffset();
1866 unsigned Alignment = LD->getAlignment();
1867 bool isVolatile = LD->isVolatile();
1869 if (SrcWidth != MVT::getStoreSizeInBits(SrcVT) &&
1870 // Some targets pretend to have an i1 loading operation, and actually
1871 // load an i8. This trick is correct for ZEXTLOAD because the top 7
1872 // bits are guaranteed to be zero; it helps the optimizers understand
1873 // that these bits are zero. It is also useful for EXTLOAD, since it
1874 // tells the optimizers that those bits are undefined. It would be
1875 // nice to have an effective generic way of getting these benefits...
1876 // Until such a way is found, don't insist on promoting i1 here.
1877 (SrcVT != MVT::i1 ||
1878 TLI.getLoadXAction(ExtType, MVT::i1) == TargetLowering::Promote)) {
1879 // Promote to a byte-sized load if not loading an integral number of
1880 // bytes. For example, promote EXTLOAD:i20 -> EXTLOAD:i24.
1881 unsigned NewWidth = MVT::getStoreSizeInBits(SrcVT);
1882 MVT::ValueType NVT = MVT::getIntegerType(NewWidth);
1885 // The extra bits are guaranteed to be zero, since we stored them that
1886 // way. A zext load from NVT thus automatically gives zext from SrcVT.
1888 ISD::LoadExtType NewExtType =
1889 ExtType == ISD::ZEXTLOAD ? ISD::ZEXTLOAD : ISD::EXTLOAD;
1891 Result = DAG.getExtLoad(NewExtType, Node->getValueType(0),
1892 Tmp1, Tmp2, LD->getSrcValue(), SVOffset,
1893 NVT, isVolatile, Alignment);
1895 Ch = Result.getValue(1); // The chain.
1897 if (ExtType == ISD::SEXTLOAD)
1898 // Having the top bits zero doesn't help when sign extending.
1899 Result = DAG.getNode(ISD::SIGN_EXTEND_INREG, Result.getValueType(),
1900 Result, DAG.getValueType(SrcVT));
1901 else if (ExtType == ISD::ZEXTLOAD || NVT == Result.getValueType())
1902 // All the top bits are guaranteed to be zero - inform the optimizers.
1903 Result = DAG.getNode(ISD::AssertZext, Result.getValueType(), Result,
1904 DAG.getValueType(SrcVT));
1906 Tmp1 = LegalizeOp(Result);
1907 Tmp2 = LegalizeOp(Ch);
1908 } else if (SrcWidth & (SrcWidth - 1)) {
1909 // If not loading a power-of-2 number of bits, expand as two loads.
1910 assert(MVT::isExtendedVT(SrcVT) && !MVT::isVector(SrcVT) &&
1911 "Unsupported extload!");
1912 unsigned RoundWidth = 1 << Log2_32(SrcWidth);
1913 assert(RoundWidth < SrcWidth);
1914 unsigned ExtraWidth = SrcWidth - RoundWidth;
1915 assert(ExtraWidth < RoundWidth);
1916 assert(!(RoundWidth % 8) && !(ExtraWidth % 8) &&
1917 "Load size not an integral number of bytes!");
1918 MVT::ValueType RoundVT = MVT::getIntegerType(RoundWidth);
1919 MVT::ValueType ExtraVT = MVT::getIntegerType(ExtraWidth);
1920 SDOperand Lo, Hi, Ch;
1921 unsigned IncrementSize;
1923 if (TLI.isLittleEndian()) {
1924 // EXTLOAD:i24 -> ZEXTLOAD:i16 | (shl EXTLOAD@+2:i8, 16)
1925 // Load the bottom RoundWidth bits.
1926 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, Node->getValueType(0), Tmp1, Tmp2,
1927 LD->getSrcValue(), SVOffset, RoundVT, isVolatile,
1930 // Load the remaining ExtraWidth bits.
1931 IncrementSize = RoundWidth / 8;
1932 Tmp2 = DAG.getNode(ISD::ADD, Tmp2.getValueType(), Tmp2,
1933 DAG.getIntPtrConstant(IncrementSize));
1934 Hi = DAG.getExtLoad(ExtType, Node->getValueType(0), Tmp1, Tmp2,
1935 LD->getSrcValue(), SVOffset + IncrementSize,
1936 ExtraVT, isVolatile,
1937 MinAlign(Alignment, IncrementSize));
1939 // Build a factor node to remember that this load is independent of the
1941 Ch = DAG.getNode(ISD::TokenFactor, MVT::Other, Lo.getValue(1),
1944 // Move the top bits to the right place.
1945 Hi = DAG.getNode(ISD::SHL, Hi.getValueType(), Hi,
1946 DAG.getConstant(RoundWidth, TLI.getShiftAmountTy()));
1948 // Join the hi and lo parts.
1949 Result = DAG.getNode(ISD::OR, Node->getValueType(0), Lo, Hi);
1951 // Big endian - avoid unaligned loads.
1952 // EXTLOAD:i24 -> (shl EXTLOAD:i16, 8) | ZEXTLOAD@+2:i8
1953 // Load the top RoundWidth bits.
1954 Hi = DAG.getExtLoad(ExtType, Node->getValueType(0), Tmp1, Tmp2,
1955 LD->getSrcValue(), SVOffset, RoundVT, isVolatile,
1958 // Load the remaining ExtraWidth bits.
1959 IncrementSize = RoundWidth / 8;
1960 Tmp2 = DAG.getNode(ISD::ADD, Tmp2.getValueType(), Tmp2,
1961 DAG.getIntPtrConstant(IncrementSize));
1962 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, Node->getValueType(0), Tmp1, Tmp2,
1963 LD->getSrcValue(), SVOffset + IncrementSize,
1964 ExtraVT, isVolatile,
1965 MinAlign(Alignment, IncrementSize));
1967 // Build a factor node to remember that this load is independent of the
1969 Ch = DAG.getNode(ISD::TokenFactor, MVT::Other, Lo.getValue(1),
1972 // Move the top bits to the right place.
1973 Hi = DAG.getNode(ISD::SHL, Hi.getValueType(), Hi,
1974 DAG.getConstant(ExtraWidth, TLI.getShiftAmountTy()));
1976 // Join the hi and lo parts.
1977 Result = DAG.getNode(ISD::OR, Node->getValueType(0), Lo, Hi);
1980 Tmp1 = LegalizeOp(Result);
1981 Tmp2 = LegalizeOp(Ch);
1983 switch (TLI.getLoadXAction(ExtType, SrcVT)) {
1984 default: assert(0 && "This action is not supported yet!");
1985 case TargetLowering::Custom:
1988 case TargetLowering::Legal:
1989 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, LD->getOffset());
1990 Tmp1 = Result.getValue(0);
1991 Tmp2 = Result.getValue(1);
1994 Tmp3 = TLI.LowerOperation(Result, DAG);
1996 Tmp1 = LegalizeOp(Tmp3);
1997 Tmp2 = LegalizeOp(Tmp3.getValue(1));
2000 // If this is an unaligned load and the target doesn't support it,
2002 if (!TLI.allowsUnalignedMemoryAccesses()) {
2003 unsigned ABIAlignment = TLI.getTargetData()->
2004 getABITypeAlignment(MVT::getTypeForValueType(LD->getMemoryVT()));
2005 if (LD->getAlignment() < ABIAlignment){
2006 Result = ExpandUnalignedLoad(cast<LoadSDNode>(Result.Val), DAG,
2008 Tmp1 = Result.getOperand(0);
2009 Tmp2 = Result.getOperand(1);
2010 Tmp1 = LegalizeOp(Tmp1);
2011 Tmp2 = LegalizeOp(Tmp2);
2016 case TargetLowering::Expand:
2017 // f64 = EXTLOAD f32 should expand to LOAD, FP_EXTEND
2018 if (SrcVT == MVT::f32 && Node->getValueType(0) == MVT::f64) {
2019 SDOperand Load = DAG.getLoad(SrcVT, Tmp1, Tmp2, LD->getSrcValue(),
2020 LD->getSrcValueOffset(),
2021 LD->isVolatile(), LD->getAlignment());
2022 Result = DAG.getNode(ISD::FP_EXTEND, Node->getValueType(0), Load);
2023 Tmp1 = LegalizeOp(Result); // Relegalize new nodes.
2024 Tmp2 = LegalizeOp(Load.getValue(1));
2027 assert(ExtType != ISD::EXTLOAD &&"EXTLOAD should always be supported!");
2028 // Turn the unsupported load into an EXTLOAD followed by an explicit
2029 // zero/sign extend inreg.
2030 Result = DAG.getExtLoad(ISD::EXTLOAD, Node->getValueType(0),
2031 Tmp1, Tmp2, LD->getSrcValue(),
2032 LD->getSrcValueOffset(), SrcVT,
2033 LD->isVolatile(), LD->getAlignment());
2035 if (ExtType == ISD::SEXTLOAD)
2036 ValRes = DAG.getNode(ISD::SIGN_EXTEND_INREG, Result.getValueType(),
2037 Result, DAG.getValueType(SrcVT));
2039 ValRes = DAG.getZeroExtendInReg(Result, SrcVT);
2040 Tmp1 = LegalizeOp(ValRes); // Relegalize new nodes.
2041 Tmp2 = LegalizeOp(Result.getValue(1)); // Relegalize new nodes.
2046 // Since loads produce two values, make sure to remember that we legalized
2048 AddLegalizedOperand(SDOperand(Node, 0), Tmp1);
2049 AddLegalizedOperand(SDOperand(Node, 1), Tmp2);
2050 return Op.ResNo ? Tmp2 : Tmp1;
2053 case ISD::EXTRACT_ELEMENT: {
2054 MVT::ValueType OpTy = Node->getOperand(0).getValueType();
2055 switch (getTypeAction(OpTy)) {
2056 default: assert(0 && "EXTRACT_ELEMENT action for type unimplemented!");
2058 if (cast<ConstantSDNode>(Node->getOperand(1))->getValue()) {
2060 Result = DAG.getNode(ISD::SRL, OpTy, Node->getOperand(0),
2061 DAG.getConstant(MVT::getSizeInBits(OpTy)/2,
2062 TLI.getShiftAmountTy()));
2063 Result = DAG.getNode(ISD::TRUNCATE, Node->getValueType(0), Result);
2066 Result = DAG.getNode(ISD::TRUNCATE, Node->getValueType(0),
2067 Node->getOperand(0));
2071 // Get both the low and high parts.
2072 ExpandOp(Node->getOperand(0), Tmp1, Tmp2);
2073 if (cast<ConstantSDNode>(Node->getOperand(1))->getValue())
2074 Result = Tmp2; // 1 -> Hi
2076 Result = Tmp1; // 0 -> Lo
2082 case ISD::CopyToReg:
2083 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
2085 assert(isTypeLegal(Node->getOperand(2).getValueType()) &&
2086 "Register type must be legal!");
2087 // Legalize the incoming value (must be a legal type).
2088 Tmp2 = LegalizeOp(Node->getOperand(2));
2089 if (Node->getNumValues() == 1) {
2090 Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1), Tmp2);
2092 assert(Node->getNumValues() == 2 && "Unknown CopyToReg");
2093 if (Node->getNumOperands() == 4) {
2094 Tmp3 = LegalizeOp(Node->getOperand(3));
2095 Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1), Tmp2,
2098 Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1),Tmp2);
2101 // Since this produces two values, make sure to remember that we legalized
2103 AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
2104 AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
2110 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
2112 // Ensure that libcalls are emitted before a return.
2113 Tmp1 = DAG.getNode(ISD::TokenFactor, MVT::Other, Tmp1, LastCALLSEQ_END);
2114 Tmp1 = LegalizeOp(Tmp1);
2115 LastCALLSEQ_END = DAG.getEntryNode();
2117 switch (Node->getNumOperands()) {
2119 Tmp2 = Node->getOperand(1);
2120 Tmp3 = Node->getOperand(2); // Signness
2121 switch (getTypeAction(Tmp2.getValueType())) {
2123 Result = DAG.UpdateNodeOperands(Result, Tmp1, LegalizeOp(Tmp2), Tmp3);
2126 if (!MVT::isVector(Tmp2.getValueType())) {
2128 ExpandOp(Tmp2, Lo, Hi);
2130 // Big endian systems want the hi reg first.
2131 if (TLI.isBigEndian())
2135 Result = DAG.getNode(ISD::RET, MVT::Other, Tmp1, Lo, Tmp3, Hi,Tmp3);
2137 Result = DAG.getNode(ISD::RET, MVT::Other, Tmp1, Lo, Tmp3);
2138 Result = LegalizeOp(Result);
2140 SDNode *InVal = Tmp2.Val;
2141 int InIx = Tmp2.ResNo;
2142 unsigned NumElems = MVT::getVectorNumElements(InVal->getValueType(InIx));
2143 MVT::ValueType EVT = MVT::getVectorElementType(InVal->getValueType(InIx));
2145 // Figure out if there is a simple type corresponding to this Vector
2146 // type. If so, convert to the vector type.
2147 MVT::ValueType TVT = MVT::getVectorType(EVT, NumElems);
2148 if (TLI.isTypeLegal(TVT)) {
2149 // Turn this into a return of the vector type.
2150 Tmp2 = LegalizeOp(Tmp2);
2151 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
2152 } else if (NumElems == 1) {
2153 // Turn this into a return of the scalar type.
2154 Tmp2 = ScalarizeVectorOp(Tmp2);
2155 Tmp2 = LegalizeOp(Tmp2);
2156 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
2158 // FIXME: Returns of gcc generic vectors smaller than a legal type
2159 // should be returned in integer registers!
2161 // The scalarized value type may not be legal, e.g. it might require
2162 // promotion or expansion. Relegalize the return.
2163 Result = LegalizeOp(Result);
2165 // FIXME: Returns of gcc generic vectors larger than a legal vector
2166 // type should be returned by reference!
2168 SplitVectorOp(Tmp2, Lo, Hi);
2169 Result = DAG.getNode(ISD::RET, MVT::Other, Tmp1, Lo, Tmp3, Hi,Tmp3);
2170 Result = LegalizeOp(Result);
2175 Tmp2 = PromoteOp(Node->getOperand(1));
2176 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
2177 Result = LegalizeOp(Result);
2182 Result = DAG.UpdateNodeOperands(Result, Tmp1);
2184 default: { // ret <values>
2185 SmallVector<SDOperand, 8> NewValues;
2186 NewValues.push_back(Tmp1);
2187 for (unsigned i = 1, e = Node->getNumOperands(); i < e; i += 2)
2188 switch (getTypeAction(Node->getOperand(i).getValueType())) {
2190 NewValues.push_back(LegalizeOp(Node->getOperand(i)));
2191 NewValues.push_back(Node->getOperand(i+1));
2195 assert(!MVT::isExtendedVT(Node->getOperand(i).getValueType()) &&
2196 "FIXME: TODO: implement returning non-legal vector types!");
2197 ExpandOp(Node->getOperand(i), Lo, Hi);
2198 NewValues.push_back(Lo);
2199 NewValues.push_back(Node->getOperand(i+1));
2201 NewValues.push_back(Hi);
2202 NewValues.push_back(Node->getOperand(i+1));
2207 assert(0 && "Can't promote multiple return value yet!");
2210 if (NewValues.size() == Node->getNumOperands())
2211 Result = DAG.UpdateNodeOperands(Result, &NewValues[0],NewValues.size());
2213 Result = DAG.getNode(ISD::RET, MVT::Other,
2214 &NewValues[0], NewValues.size());
2219 if (Result.getOpcode() == ISD::RET) {
2220 switch (TLI.getOperationAction(Result.getOpcode(), MVT::Other)) {
2221 default: assert(0 && "This action is not supported yet!");
2222 case TargetLowering::Legal: break;
2223 case TargetLowering::Custom:
2224 Tmp1 = TLI.LowerOperation(Result, DAG);
2225 if (Tmp1.Val) Result = Tmp1;
2231 StoreSDNode *ST = cast<StoreSDNode>(Node);
2232 Tmp1 = LegalizeOp(ST->getChain()); // Legalize the chain.
2233 Tmp2 = LegalizeOp(ST->getBasePtr()); // Legalize the pointer.
2234 int SVOffset = ST->getSrcValueOffset();
2235 unsigned Alignment = ST->getAlignment();
2236 bool isVolatile = ST->isVolatile();
2238 if (!ST->isTruncatingStore()) {
2239 // Turn 'store float 1.0, Ptr' -> 'store int 0x12345678, Ptr'
2240 // FIXME: We shouldn't do this for TargetConstantFP's.
2241 // FIXME: move this to the DAG Combiner! Note that we can't regress due
2242 // to phase ordering between legalized code and the dag combiner. This
2243 // probably means that we need to integrate dag combiner and legalizer
2245 // We generally can't do this one for long doubles.
2246 if (ConstantFPSDNode *CFP = dyn_cast<ConstantFPSDNode>(ST->getValue())) {
2247 if (CFP->getValueType(0) == MVT::f32 &&
2248 getTypeAction(MVT::i32) == Legal) {
2249 Tmp3 = DAG.getConstant((uint32_t)CFP->getValueAPF().
2250 convertToAPInt().getZExtValue(),
2252 Result = DAG.getStore(Tmp1, Tmp3, Tmp2, ST->getSrcValue(),
2253 SVOffset, isVolatile, Alignment);
2255 } else if (CFP->getValueType(0) == MVT::f64) {
2256 // If this target supports 64-bit registers, do a single 64-bit store.
2257 if (getTypeAction(MVT::i64) == Legal) {
2258 Tmp3 = DAG.getConstant(CFP->getValueAPF().convertToAPInt().
2259 getZExtValue(), MVT::i64);
2260 Result = DAG.getStore(Tmp1, Tmp3, Tmp2, ST->getSrcValue(),
2261 SVOffset, isVolatile, Alignment);
2263 } else if (getTypeAction(MVT::i32) == Legal) {
2264 // Otherwise, if the target supports 32-bit registers, use 2 32-bit
2265 // stores. If the target supports neither 32- nor 64-bits, this
2266 // xform is certainly not worth it.
2267 uint64_t IntVal =CFP->getValueAPF().convertToAPInt().getZExtValue();
2268 SDOperand Lo = DAG.getConstant(uint32_t(IntVal), MVT::i32);
2269 SDOperand Hi = DAG.getConstant(uint32_t(IntVal >>32), MVT::i32);
2270 if (TLI.isBigEndian()) std::swap(Lo, Hi);
2272 Lo = DAG.getStore(Tmp1, Lo, Tmp2, ST->getSrcValue(),
2273 SVOffset, isVolatile, Alignment);
2274 Tmp2 = DAG.getNode(ISD::ADD, Tmp2.getValueType(), Tmp2,
2275 DAG.getIntPtrConstant(4));
2276 Hi = DAG.getStore(Tmp1, Hi, Tmp2, ST->getSrcValue(), SVOffset+4,
2277 isVolatile, MinAlign(Alignment, 4U));
2279 Result = DAG.getNode(ISD::TokenFactor, MVT::Other, Lo, Hi);
2285 switch (getTypeAction(ST->getMemoryVT())) {
2287 Tmp3 = LegalizeOp(ST->getValue());
2288 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp3, Tmp2,
2291 MVT::ValueType VT = Tmp3.getValueType();
2292 switch (TLI.getOperationAction(ISD::STORE, VT)) {
2293 default: assert(0 && "This action is not supported yet!");
2294 case TargetLowering::Legal:
2295 // If this is an unaligned store and the target doesn't support it,
2297 if (!TLI.allowsUnalignedMemoryAccesses()) {
2298 unsigned ABIAlignment = TLI.getTargetData()->
2299 getABITypeAlignment(MVT::getTypeForValueType(ST->getMemoryVT()));
2300 if (ST->getAlignment() < ABIAlignment)
2301 Result = ExpandUnalignedStore(cast<StoreSDNode>(Result.Val), DAG,
2305 case TargetLowering::Custom:
2306 Tmp1 = TLI.LowerOperation(Result, DAG);
2307 if (Tmp1.Val) Result = Tmp1;
2309 case TargetLowering::Promote:
2310 assert(MVT::isVector(VT) && "Unknown legal promote case!");
2311 Tmp3 = DAG.getNode(ISD::BIT_CONVERT,
2312 TLI.getTypeToPromoteTo(ISD::STORE, VT), Tmp3);
2313 Result = DAG.getStore(Tmp1, Tmp3, Tmp2,
2314 ST->getSrcValue(), SVOffset, isVolatile,
2321 // Truncate the value and store the result.
2322 Tmp3 = PromoteOp(ST->getValue());
2323 Result = DAG.getTruncStore(Tmp1, Tmp3, Tmp2, ST->getSrcValue(),
2324 SVOffset, ST->getMemoryVT(),
2325 isVolatile, Alignment);
2329 unsigned IncrementSize = 0;
2332 // If this is a vector type, then we have to calculate the increment as
2333 // the product of the element size in bytes, and the number of elements
2334 // in the high half of the vector.
2335 if (MVT::isVector(ST->getValue().getValueType())) {
2336 SDNode *InVal = ST->getValue().Val;
2337 int InIx = ST->getValue().ResNo;
2338 MVT::ValueType InVT = InVal->getValueType(InIx);
2339 unsigned NumElems = MVT::getVectorNumElements(InVT);
2340 MVT::ValueType EVT = MVT::getVectorElementType(InVT);
2342 // Figure out if there is a simple type corresponding to this Vector
2343 // type. If so, convert to the vector type.
2344 MVT::ValueType TVT = MVT::getVectorType(EVT, NumElems);
2345 if (TLI.isTypeLegal(TVT)) {
2346 // Turn this into a normal store of the vector type.
2347 Tmp3 = LegalizeOp(Node->getOperand(1));
2348 Result = DAG.getStore(Tmp1, Tmp3, Tmp2, ST->getSrcValue(),
2349 SVOffset, isVolatile, Alignment);
2350 Result = LegalizeOp(Result);
2352 } else if (NumElems == 1) {
2353 // Turn this into a normal store of the scalar type.
2354 Tmp3 = ScalarizeVectorOp(Node->getOperand(1));
2355 Result = DAG.getStore(Tmp1, Tmp3, Tmp2, ST->getSrcValue(),
2356 SVOffset, isVolatile, Alignment);
2357 // The scalarized value type may not be legal, e.g. it might require
2358 // promotion or expansion. Relegalize the scalar store.
2359 Result = LegalizeOp(Result);
2362 SplitVectorOp(Node->getOperand(1), Lo, Hi);
2363 IncrementSize = MVT::getVectorNumElements(Lo.Val->getValueType(0)) *
2364 MVT::getSizeInBits(EVT)/8;
2367 ExpandOp(Node->getOperand(1), Lo, Hi);
2368 IncrementSize = Hi.Val ? MVT::getSizeInBits(Hi.getValueType())/8 : 0;
2370 if (TLI.isBigEndian())
2374 Lo = DAG.getStore(Tmp1, Lo, Tmp2, ST->getSrcValue(),
2375 SVOffset, isVolatile, Alignment);
2377 if (Hi.Val == NULL) {
2378 // Must be int <-> float one-to-one expansion.
2383 Tmp2 = DAG.getNode(ISD::ADD, Tmp2.getValueType(), Tmp2,
2384 DAG.getIntPtrConstant(IncrementSize));
2385 assert(isTypeLegal(Tmp2.getValueType()) &&
2386 "Pointers must be legal!");
2387 SVOffset += IncrementSize;
2388 Alignment = MinAlign(Alignment, IncrementSize);
2389 Hi = DAG.getStore(Tmp1, Hi, Tmp2, ST->getSrcValue(),
2390 SVOffset, isVolatile, Alignment);
2391 Result = DAG.getNode(ISD::TokenFactor, MVT::Other, Lo, Hi);
2395 switch (getTypeAction(ST->getValue().getValueType())) {
2397 Tmp3 = LegalizeOp(ST->getValue());
2400 // We can promote the value, the truncstore will still take care of it.
2401 Tmp3 = PromoteOp(ST->getValue());
2404 // Just store the low part. This may become a non-trunc store, so make
2405 // sure to use getTruncStore, not UpdateNodeOperands below.
2406 ExpandOp(ST->getValue(), Tmp3, Tmp4);
2407 return DAG.getTruncStore(Tmp1, Tmp3, Tmp2, ST->getSrcValue(),
2408 SVOffset, MVT::i8, isVolatile, Alignment);
2411 MVT::ValueType StVT = ST->getMemoryVT();
2412 unsigned StWidth = MVT::getSizeInBits(StVT);
2414 if (StWidth != MVT::getStoreSizeInBits(StVT)) {
2415 // Promote to a byte-sized store with upper bits zero if not
2416 // storing an integral number of bytes. For example, promote
2417 // TRUNCSTORE:i1 X -> TRUNCSTORE:i8 (and X, 1)
2418 MVT::ValueType NVT = MVT::getIntegerType(MVT::getStoreSizeInBits(StVT));
2419 Tmp3 = DAG.getZeroExtendInReg(Tmp3, StVT);
2420 Result = DAG.getTruncStore(Tmp1, Tmp3, Tmp2, ST->getSrcValue(),
2421 SVOffset, NVT, isVolatile, Alignment);
2422 } else if (StWidth & (StWidth - 1)) {
2423 // If not storing a power-of-2 number of bits, expand as two stores.
2424 assert(MVT::isExtendedVT(StVT) && !MVT::isVector(StVT) &&
2425 "Unsupported truncstore!");
2426 unsigned RoundWidth = 1 << Log2_32(StWidth);
2427 assert(RoundWidth < StWidth);
2428 unsigned ExtraWidth = StWidth - RoundWidth;
2429 assert(ExtraWidth < RoundWidth);
2430 assert(!(RoundWidth % 8) && !(ExtraWidth % 8) &&
2431 "Store size not an integral number of bytes!");
2432 MVT::ValueType RoundVT = MVT::getIntegerType(RoundWidth);
2433 MVT::ValueType ExtraVT = MVT::getIntegerType(ExtraWidth);
2435 unsigned IncrementSize;
2437 if (TLI.isLittleEndian()) {
2438 // TRUNCSTORE:i24 X -> TRUNCSTORE:i16 X, TRUNCSTORE@+2:i8 (srl X, 16)
2439 // Store the bottom RoundWidth bits.
2440 Lo = DAG.getTruncStore(Tmp1, Tmp3, Tmp2, ST->getSrcValue(),
2442 isVolatile, Alignment);
2444 // Store the remaining ExtraWidth bits.
2445 IncrementSize = RoundWidth / 8;
2446 Tmp2 = DAG.getNode(ISD::ADD, Tmp2.getValueType(), Tmp2,
2447 DAG.getIntPtrConstant(IncrementSize));
2448 Hi = DAG.getNode(ISD::SRL, Tmp3.getValueType(), Tmp3,
2449 DAG.getConstant(RoundWidth, TLI.getShiftAmountTy()));
2450 Hi = DAG.getTruncStore(Tmp1, Hi, Tmp2, ST->getSrcValue(),
2451 SVOffset + IncrementSize, ExtraVT, isVolatile,
2452 MinAlign(Alignment, IncrementSize));
2454 // Big endian - avoid unaligned stores.
2455 // TRUNCSTORE:i24 X -> TRUNCSTORE:i16 (srl X, 8), TRUNCSTORE@+2:i8 X
2456 // Store the top RoundWidth bits.
2457 Hi = DAG.getNode(ISD::SRL, Tmp3.getValueType(), Tmp3,
2458 DAG.getConstant(ExtraWidth, TLI.getShiftAmountTy()));
2459 Hi = DAG.getTruncStore(Tmp1, Hi, Tmp2, ST->getSrcValue(), SVOffset,
2460 RoundVT, isVolatile, Alignment);
2462 // Store the remaining ExtraWidth bits.
2463 IncrementSize = RoundWidth / 8;
2464 Tmp2 = DAG.getNode(ISD::ADD, Tmp2.getValueType(), Tmp2,
2465 DAG.getIntPtrConstant(IncrementSize));
2466 Lo = DAG.getTruncStore(Tmp1, Tmp3, Tmp2, ST->getSrcValue(),
2467 SVOffset + IncrementSize, ExtraVT, isVolatile,
2468 MinAlign(Alignment, IncrementSize));
2471 // The order of the stores doesn't matter.
2472 Result = DAG.getNode(ISD::TokenFactor, MVT::Other, Lo, Hi);
2474 if (Tmp1 != ST->getChain() || Tmp3 != ST->getValue() ||
2475 Tmp2 != ST->getBasePtr())
2476 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp3, Tmp2,
2479 switch (TLI.getTruncStoreAction(ST->getValue().getValueType(), StVT)) {
2480 default: assert(0 && "This action is not supported yet!");
2481 case TargetLowering::Legal:
2482 // If this is an unaligned store and the target doesn't support it,
2484 if (!TLI.allowsUnalignedMemoryAccesses()) {
2485 unsigned ABIAlignment = TLI.getTargetData()->
2486 getABITypeAlignment(MVT::getTypeForValueType(ST->getMemoryVT()));
2487 if (ST->getAlignment() < ABIAlignment)
2488 Result = ExpandUnalignedStore(cast<StoreSDNode>(Result.Val), DAG,
2492 case TargetLowering::Custom:
2493 Result = TLI.LowerOperation(Result, DAG);
2496 // TRUNCSTORE:i16 i32 -> STORE i16
2497 assert(isTypeLegal(StVT) && "Do not know how to expand this store!");
2498 Tmp3 = DAG.getNode(ISD::TRUNCATE, StVT, Tmp3);
2499 Result = DAG.getStore(Tmp1, Tmp3, Tmp2, ST->getSrcValue(), SVOffset,
2500 isVolatile, Alignment);
2508 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
2509 Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
2511 case ISD::STACKSAVE:
2512 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
2513 Result = DAG.UpdateNodeOperands(Result, Tmp1);
2514 Tmp1 = Result.getValue(0);
2515 Tmp2 = Result.getValue(1);
2517 switch (TLI.getOperationAction(ISD::STACKSAVE, MVT::Other)) {
2518 default: assert(0 && "This action is not supported yet!");
2519 case TargetLowering::Legal: break;
2520 case TargetLowering::Custom:
2521 Tmp3 = TLI.LowerOperation(Result, DAG);
2523 Tmp1 = LegalizeOp(Tmp3);
2524 Tmp2 = LegalizeOp(Tmp3.getValue(1));
2527 case TargetLowering::Expand:
2528 // Expand to CopyFromReg if the target set
2529 // StackPointerRegisterToSaveRestore.
2530 if (unsigned SP = TLI.getStackPointerRegisterToSaveRestore()) {
2531 Tmp1 = DAG.getCopyFromReg(Result.getOperand(0), SP,
2532 Node->getValueType(0));
2533 Tmp2 = Tmp1.getValue(1);
2535 Tmp1 = DAG.getNode(ISD::UNDEF, Node->getValueType(0));
2536 Tmp2 = Node->getOperand(0);
2541 // Since stacksave produce two values, make sure to remember that we
2542 // legalized both of them.
2543 AddLegalizedOperand(SDOperand(Node, 0), Tmp1);
2544 AddLegalizedOperand(SDOperand(Node, 1), Tmp2);
2545 return Op.ResNo ? Tmp2 : Tmp1;
2547 case ISD::STACKRESTORE:
2548 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
2549 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the pointer.
2550 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
2552 switch (TLI.getOperationAction(ISD::STACKRESTORE, MVT::Other)) {
2553 default: assert(0 && "This action is not supported yet!");
2554 case TargetLowering::Legal: break;
2555 case TargetLowering::Custom:
2556 Tmp1 = TLI.LowerOperation(Result, DAG);
2557 if (Tmp1.Val) Result = Tmp1;
2559 case TargetLowering::Expand:
2560 // Expand to CopyToReg if the target set
2561 // StackPointerRegisterToSaveRestore.
2562 if (unsigned SP = TLI.getStackPointerRegisterToSaveRestore()) {
2563 Result = DAG.getCopyToReg(Tmp1, SP, Tmp2);
2571 case ISD::READCYCLECOUNTER:
2572 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain
2573 Result = DAG.UpdateNodeOperands(Result, Tmp1);
2574 switch (TLI.getOperationAction(ISD::READCYCLECOUNTER,
2575 Node->getValueType(0))) {
2576 default: assert(0 && "This action is not supported yet!");
2577 case TargetLowering::Legal:
2578 Tmp1 = Result.getValue(0);
2579 Tmp2 = Result.getValue(1);
2581 case TargetLowering::Custom:
2582 Result = TLI.LowerOperation(Result, DAG);
2583 Tmp1 = LegalizeOp(Result.getValue(0));
2584 Tmp2 = LegalizeOp(Result.getValue(1));
2588 // Since rdcc produce two values, make sure to remember that we legalized
2590 AddLegalizedOperand(SDOperand(Node, 0), Tmp1);
2591 AddLegalizedOperand(SDOperand(Node, 1), Tmp2);
2595 switch (getTypeAction(Node->getOperand(0).getValueType())) {
2596 case Expand: assert(0 && "It's impossible to expand bools");
2598 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the condition.
2601 Tmp1 = PromoteOp(Node->getOperand(0)); // Promote the condition.
2602 // Make sure the condition is either zero or one.
2603 if (!DAG.MaskedValueIsZero(Tmp1,
2604 MVT::getIntVTBitMask(Tmp1.getValueType())^1))
2605 Tmp1 = DAG.getZeroExtendInReg(Tmp1, MVT::i1);
2608 Tmp2 = LegalizeOp(Node->getOperand(1)); // TrueVal
2609 Tmp3 = LegalizeOp(Node->getOperand(2)); // FalseVal
2611 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
2613 switch (TLI.getOperationAction(ISD::SELECT, Tmp2.getValueType())) {
2614 default: assert(0 && "This action is not supported yet!");
2615 case TargetLowering::Legal: break;
2616 case TargetLowering::Custom: {
2617 Tmp1 = TLI.LowerOperation(Result, DAG);
2618 if (Tmp1.Val) Result = Tmp1;
2621 case TargetLowering::Expand:
2622 if (Tmp1.getOpcode() == ISD::SETCC) {
2623 Result = DAG.getSelectCC(Tmp1.getOperand(0), Tmp1.getOperand(1),
2625 cast<CondCodeSDNode>(Tmp1.getOperand(2))->get());
2627 Result = DAG.getSelectCC(Tmp1,
2628 DAG.getConstant(0, Tmp1.getValueType()),
2629 Tmp2, Tmp3, ISD::SETNE);
2632 case TargetLowering::Promote: {
2633 MVT::ValueType NVT =
2634 TLI.getTypeToPromoteTo(ISD::SELECT, Tmp2.getValueType());
2635 unsigned ExtOp, TruncOp;
2636 if (MVT::isVector(Tmp2.getValueType())) {
2637 ExtOp = ISD::BIT_CONVERT;
2638 TruncOp = ISD::BIT_CONVERT;
2639 } else if (MVT::isInteger(Tmp2.getValueType())) {
2640 ExtOp = ISD::ANY_EXTEND;
2641 TruncOp = ISD::TRUNCATE;
2643 ExtOp = ISD::FP_EXTEND;
2644 TruncOp = ISD::FP_ROUND;
2646 // Promote each of the values to the new type.
2647 Tmp2 = DAG.getNode(ExtOp, NVT, Tmp2);
2648 Tmp3 = DAG.getNode(ExtOp, NVT, Tmp3);
2649 // Perform the larger operation, then round down.
2650 Result = DAG.getNode(ISD::SELECT, NVT, Tmp1, Tmp2,Tmp3);
2651 if (TruncOp != ISD::FP_ROUND)
2652 Result = DAG.getNode(TruncOp, Node->getValueType(0), Result);
2654 Result = DAG.getNode(TruncOp, Node->getValueType(0), Result,
2655 DAG.getIntPtrConstant(0));
2660 case ISD::SELECT_CC: {
2661 Tmp1 = Node->getOperand(0); // LHS
2662 Tmp2 = Node->getOperand(1); // RHS
2663 Tmp3 = LegalizeOp(Node->getOperand(2)); // True
2664 Tmp4 = LegalizeOp(Node->getOperand(3)); // False
2665 SDOperand CC = Node->getOperand(4);
2667 LegalizeSetCCOperands(Tmp1, Tmp2, CC);
2669 // If we didn't get both a LHS and RHS back from LegalizeSetCCOperands,
2670 // the LHS is a legal SETCC itself. In this case, we need to compare
2671 // the result against zero to select between true and false values.
2672 if (Tmp2.Val == 0) {
2673 Tmp2 = DAG.getConstant(0, Tmp1.getValueType());
2674 CC = DAG.getCondCode(ISD::SETNE);
2676 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3, Tmp4, CC);
2678 // Everything is legal, see if we should expand this op or something.
2679 switch (TLI.getOperationAction(ISD::SELECT_CC, Tmp3.getValueType())) {
2680 default: assert(0 && "This action is not supported yet!");
2681 case TargetLowering::Legal: break;
2682 case TargetLowering::Custom:
2683 Tmp1 = TLI.LowerOperation(Result, DAG);
2684 if (Tmp1.Val) Result = Tmp1;
2690 Tmp1 = Node->getOperand(0);
2691 Tmp2 = Node->getOperand(1);
2692 Tmp3 = Node->getOperand(2);
2693 LegalizeSetCCOperands(Tmp1, Tmp2, Tmp3);
2695 // If we had to Expand the SetCC operands into a SELECT node, then it may
2696 // not always be possible to return a true LHS & RHS. In this case, just
2697 // return the value we legalized, returned in the LHS
2698 if (Tmp2.Val == 0) {
2703 switch (TLI.getOperationAction(ISD::SETCC, Tmp1.getValueType())) {
2704 default: assert(0 && "Cannot handle this action for SETCC yet!");
2705 case TargetLowering::Custom:
2708 case TargetLowering::Legal:
2709 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
2711 Tmp4 = TLI.LowerOperation(Result, DAG);
2712 if (Tmp4.Val) Result = Tmp4;
2715 case TargetLowering::Promote: {
2716 // First step, figure out the appropriate operation to use.
2717 // Allow SETCC to not be supported for all legal data types
2718 // Mostly this targets FP
2719 MVT::ValueType NewInTy = Node->getOperand(0).getValueType();
2720 MVT::ValueType OldVT = NewInTy; OldVT = OldVT;
2722 // Scan for the appropriate larger type to use.
2724 NewInTy = (MVT::ValueType)(NewInTy+1);
2726 assert(MVT::isInteger(NewInTy) == MVT::isInteger(OldVT) &&
2727 "Fell off of the edge of the integer world");
2728 assert(MVT::isFloatingPoint(NewInTy) == MVT::isFloatingPoint(OldVT) &&
2729 "Fell off of the edge of the floating point world");
2731 // If the target supports SETCC of this type, use it.
2732 if (TLI.isOperationLegal(ISD::SETCC, NewInTy))
2735 if (MVT::isInteger(NewInTy))
2736 assert(0 && "Cannot promote Legal Integer SETCC yet");
2738 Tmp1 = DAG.getNode(ISD::FP_EXTEND, NewInTy, Tmp1);
2739 Tmp2 = DAG.getNode(ISD::FP_EXTEND, NewInTy, Tmp2);
2741 Tmp1 = LegalizeOp(Tmp1);
2742 Tmp2 = LegalizeOp(Tmp2);
2743 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
2744 Result = LegalizeOp(Result);
2747 case TargetLowering::Expand:
2748 // Expand a setcc node into a select_cc of the same condition, lhs, and
2749 // rhs that selects between const 1 (true) and const 0 (false).
2750 MVT::ValueType VT = Node->getValueType(0);
2751 Result = DAG.getNode(ISD::SELECT_CC, VT, Tmp1, Tmp2,
2752 DAG.getConstant(1, VT), DAG.getConstant(0, VT),
2759 case ISD::MEMMOVE: {
2760 Tmp1 = LegalizeOp(Node->getOperand(0)); // Chain
2761 Tmp2 = LegalizeOp(Node->getOperand(1)); // Pointer
2763 if (Node->getOpcode() == ISD::MEMSET) { // memset = ubyte
2764 switch (getTypeAction(Node->getOperand(2).getValueType())) {
2765 case Expand: assert(0 && "Cannot expand a byte!");
2767 Tmp3 = LegalizeOp(Node->getOperand(2));
2770 Tmp3 = PromoteOp(Node->getOperand(2));
2774 Tmp3 = LegalizeOp(Node->getOperand(2)); // memcpy/move = pointer,
2778 switch (getTypeAction(Node->getOperand(3).getValueType())) {
2780 // Length is too big, just take the lo-part of the length.
2782 ExpandOp(Node->getOperand(3), Tmp4, HiPart);
2786 Tmp4 = LegalizeOp(Node->getOperand(3));
2789 Tmp4 = PromoteOp(Node->getOperand(3));
2794 switch (getTypeAction(Node->getOperand(4).getValueType())) { // uint
2795 case Expand: assert(0 && "Cannot expand this yet!");
2797 Tmp5 = LegalizeOp(Node->getOperand(4));
2800 Tmp5 = PromoteOp(Node->getOperand(4));
2805 switch (getTypeAction(Node->getOperand(5).getValueType())) { // bool
2806 case Expand: assert(0 && "Cannot expand this yet!");
2808 Tmp6 = LegalizeOp(Node->getOperand(5));
2811 Tmp6 = PromoteOp(Node->getOperand(5));
2815 switch (TLI.getOperationAction(Node->getOpcode(), MVT::Other)) {
2816 default: assert(0 && "This action not implemented for this operation!");
2817 case TargetLowering::Custom:
2820 case TargetLowering::Legal: {
2821 SDOperand Ops[] = { Tmp1, Tmp2, Tmp3, Tmp4, Tmp5, Tmp6 };
2822 Result = DAG.UpdateNodeOperands(Result, Ops, 6);
2824 Tmp1 = TLI.LowerOperation(Result, DAG);
2825 if (Tmp1.Val) Result = Tmp1;
2829 case TargetLowering::Expand: {
2830 // Otherwise, the target does not support this operation. Lower the
2831 // operation to an explicit libcall as appropriate.
2832 MVT::ValueType IntPtr = TLI.getPointerTy();
2833 const Type *IntPtrTy = TLI.getTargetData()->getIntPtrType();
2834 TargetLowering::ArgListTy Args;
2835 TargetLowering::ArgListEntry Entry;
2837 const char *FnName = 0;
2838 if (Node->getOpcode() == ISD::MEMSET) {
2839 Entry.Node = Tmp2; Entry.Ty = IntPtrTy;
2840 Args.push_back(Entry);
2841 // Extend the (previously legalized) ubyte argument to be an int value
2843 if (Tmp3.getValueType() > MVT::i32)
2844 Tmp3 = DAG.getNode(ISD::TRUNCATE, MVT::i32, Tmp3);
2846 Tmp3 = DAG.getNode(ISD::ZERO_EXTEND, MVT::i32, Tmp3);
2847 Entry.Node = Tmp3; Entry.Ty = Type::Int32Ty; Entry.isSExt = true;
2848 Args.push_back(Entry);
2849 Entry.Node = Tmp4; Entry.Ty = IntPtrTy; Entry.isSExt = false;
2850 Args.push_back(Entry);
2853 } else if (Node->getOpcode() == ISD::MEMCPY ||
2854 Node->getOpcode() == ISD::MEMMOVE) {
2855 Entry.Ty = IntPtrTy;
2856 Entry.Node = Tmp2; Args.push_back(Entry);
2857 Entry.Node = Tmp3; Args.push_back(Entry);
2858 Entry.Node = Tmp4; Args.push_back(Entry);
2859 FnName = Node->getOpcode() == ISD::MEMMOVE ? "memmove" : "memcpy";
2861 assert(0 && "Unknown op!");
2864 std::pair<SDOperand,SDOperand> CallResult =
2865 TLI.LowerCallTo(Tmp1, Type::VoidTy,
2866 false, false, false, CallingConv::C, false,
2867 DAG.getExternalSymbol(FnName, IntPtr), Args, DAG);
2868 Result = CallResult.second;
2875 case ISD::SHL_PARTS:
2876 case ISD::SRA_PARTS:
2877 case ISD::SRL_PARTS: {
2878 SmallVector<SDOperand, 8> Ops;
2879 bool Changed = false;
2880 for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i) {
2881 Ops.push_back(LegalizeOp(Node->getOperand(i)));
2882 Changed |= Ops.back() != Node->getOperand(i);
2885 Result = DAG.UpdateNodeOperands(Result, &Ops[0], Ops.size());
2887 switch (TLI.getOperationAction(Node->getOpcode(),
2888 Node->getValueType(0))) {
2889 default: assert(0 && "This action is not supported yet!");
2890 case TargetLowering::Legal: break;
2891 case TargetLowering::Custom:
2892 Tmp1 = TLI.LowerOperation(Result, DAG);
2894 SDOperand Tmp2, RetVal(0, 0);
2895 for (unsigned i = 0, e = Node->getNumValues(); i != e; ++i) {
2896 Tmp2 = LegalizeOp(Tmp1.getValue(i));
2897 AddLegalizedOperand(SDOperand(Node, i), Tmp2);
2901 assert(RetVal.Val && "Illegal result number");
2907 // Since these produce multiple values, make sure to remember that we
2908 // legalized all of them.
2909 for (unsigned i = 0, e = Node->getNumValues(); i != e; ++i)
2910 AddLegalizedOperand(SDOperand(Node, i), Result.getValue(i));
2911 return Result.getValue(Op.ResNo);
2933 Tmp1 = LegalizeOp(Node->getOperand(0)); // LHS
2934 switch (getTypeAction(Node->getOperand(1).getValueType())) {
2935 case Expand: assert(0 && "Not possible");
2937 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the RHS.
2940 Tmp2 = PromoteOp(Node->getOperand(1)); // Promote the RHS.
2944 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
2946 switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
2947 default: assert(0 && "BinOp legalize operation not supported");
2948 case TargetLowering::Legal: break;
2949 case TargetLowering::Custom:
2950 Tmp1 = TLI.LowerOperation(Result, DAG);
2951 if (Tmp1.Val) Result = Tmp1;
2953 case TargetLowering::Expand: {
2954 MVT::ValueType VT = Op.getValueType();
2956 // See if multiply or divide can be lowered using two-result operations.
2957 SDVTList VTs = DAG.getVTList(VT, VT);
2958 if (Node->getOpcode() == ISD::MUL) {
2959 // We just need the low half of the multiply; try both the signed
2960 // and unsigned forms. If the target supports both SMUL_LOHI and
2961 // UMUL_LOHI, form a preference by checking which forms of plain
2962 // MULH it supports.
2963 bool HasSMUL_LOHI = TLI.isOperationLegal(ISD::SMUL_LOHI, VT);
2964 bool HasUMUL_LOHI = TLI.isOperationLegal(ISD::UMUL_LOHI, VT);
2965 bool HasMULHS = TLI.isOperationLegal(ISD::MULHS, VT);
2966 bool HasMULHU = TLI.isOperationLegal(ISD::MULHU, VT);
2967 unsigned OpToUse = 0;
2968 if (HasSMUL_LOHI && !HasMULHS) {
2969 OpToUse = ISD::SMUL_LOHI;
2970 } else if (HasUMUL_LOHI && !HasMULHU) {
2971 OpToUse = ISD::UMUL_LOHI;
2972 } else if (HasSMUL_LOHI) {
2973 OpToUse = ISD::SMUL_LOHI;
2974 } else if (HasUMUL_LOHI) {
2975 OpToUse = ISD::UMUL_LOHI;
2978 Result = SDOperand(DAG.getNode(OpToUse, VTs, Tmp1, Tmp2).Val, 0);
2982 if (Node->getOpcode() == ISD::MULHS &&
2983 TLI.isOperationLegal(ISD::SMUL_LOHI, VT)) {
2984 Result = SDOperand(DAG.getNode(ISD::SMUL_LOHI, VTs, Tmp1, Tmp2).Val, 1);
2987 if (Node->getOpcode() == ISD::MULHU &&
2988 TLI.isOperationLegal(ISD::UMUL_LOHI, VT)) {
2989 Result = SDOperand(DAG.getNode(ISD::UMUL_LOHI, VTs, Tmp1, Tmp2).Val, 1);
2992 if (Node->getOpcode() == ISD::SDIV &&
2993 TLI.isOperationLegal(ISD::SDIVREM, VT)) {
2994 Result = SDOperand(DAG.getNode(ISD::SDIVREM, VTs, Tmp1, Tmp2).Val, 0);
2997 if (Node->getOpcode() == ISD::UDIV &&
2998 TLI.isOperationLegal(ISD::UDIVREM, VT)) {
2999 Result = SDOperand(DAG.getNode(ISD::UDIVREM, VTs, Tmp1, Tmp2).Val, 0);
3003 // Check to see if we have a libcall for this operator.
3004 RTLIB::Libcall LC = RTLIB::UNKNOWN_LIBCALL;
3005 bool isSigned = false;
3006 switch (Node->getOpcode()) {
3009 if (VT == MVT::i32) {
3010 LC = Node->getOpcode() == ISD::UDIV
3011 ? RTLIB::UDIV_I32 : RTLIB::SDIV_I32;
3012 isSigned = Node->getOpcode() == ISD::SDIV;
3016 LC = GetFPLibCall(VT, RTLIB::POW_F32, RTLIB::POW_F64, RTLIB::POW_F80,
3017 RTLIB::POW_PPCF128);
3021 if (LC != RTLIB::UNKNOWN_LIBCALL) {
3023 Result = ExpandLibCall(TLI.getLibcallName(LC), Node, isSigned, Dummy);
3027 assert(MVT::isVector(Node->getValueType(0)) &&
3028 "Cannot expand this binary operator!");
3029 // Expand the operation into a bunch of nasty scalar code.
3030 Result = LegalizeOp(UnrollVectorOp(Op));
3033 case TargetLowering::Promote: {
3034 switch (Node->getOpcode()) {
3035 default: assert(0 && "Do not know how to promote this BinOp!");
3039 MVT::ValueType OVT = Node->getValueType(0);
3040 MVT::ValueType NVT = TLI.getTypeToPromoteTo(Node->getOpcode(), OVT);
3041 assert(MVT::isVector(OVT) && "Cannot promote this BinOp!");
3042 // Bit convert each of the values to the new type.
3043 Tmp1 = DAG.getNode(ISD::BIT_CONVERT, NVT, Tmp1);
3044 Tmp2 = DAG.getNode(ISD::BIT_CONVERT, NVT, Tmp2);
3045 Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
3046 // Bit convert the result back the original type.
3047 Result = DAG.getNode(ISD::BIT_CONVERT, OVT, Result);
3055 case ISD::SMUL_LOHI:
3056 case ISD::UMUL_LOHI:
3059 // These nodes will only be produced by target-specific lowering, so
3060 // they shouldn't be here if they aren't legal.
3061 assert(TLI.isOperationLegal(Node->getOpcode(), Node->getValueType(0)) &&
3062 "This must be legal!");
3064 Tmp1 = LegalizeOp(Node->getOperand(0)); // LHS
3065 Tmp2 = LegalizeOp(Node->getOperand(1)); // RHS
3066 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
3069 case ISD::FCOPYSIGN: // FCOPYSIGN does not require LHS/RHS to match type!
3070 Tmp1 = LegalizeOp(Node->getOperand(0)); // LHS
3071 switch (getTypeAction(Node->getOperand(1).getValueType())) {
3072 case Expand: assert(0 && "Not possible");
3074 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the RHS.
3077 Tmp2 = PromoteOp(Node->getOperand(1)); // Promote the RHS.
3081 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
3083 switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
3084 default: assert(0 && "Operation not supported");
3085 case TargetLowering::Custom:
3086 Tmp1 = TLI.LowerOperation(Result, DAG);
3087 if (Tmp1.Val) Result = Tmp1;
3089 case TargetLowering::Legal: break;
3090 case TargetLowering::Expand: {
3091 // If this target supports fabs/fneg natively and select is cheap,
3092 // do this efficiently.
3093 if (!TLI.isSelectExpensive() &&
3094 TLI.getOperationAction(ISD::FABS, Tmp1.getValueType()) ==
3095 TargetLowering::Legal &&
3096 TLI.getOperationAction(ISD::FNEG, Tmp1.getValueType()) ==
3097 TargetLowering::Legal) {
3098 // Get the sign bit of the RHS.
3099 MVT::ValueType IVT =
3100 Tmp2.getValueType() == MVT::f32 ? MVT::i32 : MVT::i64;
3101 SDOperand SignBit = DAG.getNode(ISD::BIT_CONVERT, IVT, Tmp2);
3102 SignBit = DAG.getSetCC(TLI.getSetCCResultTy(),
3103 SignBit, DAG.getConstant(0, IVT), ISD::SETLT);
3104 // Get the absolute value of the result.
3105 SDOperand AbsVal = DAG.getNode(ISD::FABS, Tmp1.getValueType(), Tmp1);
3106 // Select between the nabs and abs value based on the sign bit of
3108 Result = DAG.getNode(ISD::SELECT, AbsVal.getValueType(), SignBit,
3109 DAG.getNode(ISD::FNEG, AbsVal.getValueType(),
3112 Result = LegalizeOp(Result);
3116 // Otherwise, do bitwise ops!
3117 MVT::ValueType NVT =
3118 Node->getValueType(0) == MVT::f32 ? MVT::i32 : MVT::i64;
3119 Result = ExpandFCOPYSIGNToBitwiseOps(Node, NVT, DAG, TLI);
3120 Result = DAG.getNode(ISD::BIT_CONVERT, Node->getValueType(0), Result);
3121 Result = LegalizeOp(Result);
3129 Tmp1 = LegalizeOp(Node->getOperand(0));
3130 Tmp2 = LegalizeOp(Node->getOperand(1));
3131 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
3132 // Since this produces two values, make sure to remember that we legalized
3134 AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
3135 AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
3140 Tmp1 = LegalizeOp(Node->getOperand(0));
3141 Tmp2 = LegalizeOp(Node->getOperand(1));
3142 Tmp3 = LegalizeOp(Node->getOperand(2));
3143 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3);
3144 // Since this produces two values, make sure to remember that we legalized
3146 AddLegalizedOperand(SDOperand(Node, 0), Result.getValue(0));
3147 AddLegalizedOperand(SDOperand(Node, 1), Result.getValue(1));
3150 case ISD::BUILD_PAIR: {
3151 MVT::ValueType PairTy = Node->getValueType(0);
3152 // TODO: handle the case where the Lo and Hi operands are not of legal type
3153 Tmp1 = LegalizeOp(Node->getOperand(0)); // Lo
3154 Tmp2 = LegalizeOp(Node->getOperand(1)); // Hi
3155 switch (TLI.getOperationAction(ISD::BUILD_PAIR, PairTy)) {
3156 case TargetLowering::Promote:
3157 case TargetLowering::Custom:
3158 assert(0 && "Cannot promote/custom this yet!");
3159 case TargetLowering::Legal:
3160 if (Tmp1 != Node->getOperand(0) || Tmp2 != Node->getOperand(1))
3161 Result = DAG.getNode(ISD::BUILD_PAIR, PairTy, Tmp1, Tmp2);
3163 case TargetLowering::Expand:
3164 Tmp1 = DAG.getNode(ISD::ZERO_EXTEND, PairTy, Tmp1);
3165 Tmp2 = DAG.getNode(ISD::ANY_EXTEND, PairTy, Tmp2);
3166 Tmp2 = DAG.getNode(ISD::SHL, PairTy, Tmp2,
3167 DAG.getConstant(MVT::getSizeInBits(PairTy)/2,
3168 TLI.getShiftAmountTy()));
3169 Result = DAG.getNode(ISD::OR, PairTy, Tmp1, Tmp2);
3178 Tmp1 = LegalizeOp(Node->getOperand(0)); // LHS
3179 Tmp2 = LegalizeOp(Node->getOperand(1)); // RHS
3181 switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
3182 case TargetLowering::Promote: assert(0 && "Cannot promote this yet!");
3183 case TargetLowering::Custom:
3186 case TargetLowering::Legal:
3187 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
3189 Tmp1 = TLI.LowerOperation(Result, DAG);
3190 if (Tmp1.Val) Result = Tmp1;
3193 case TargetLowering::Expand: {
3194 unsigned DivOpc= (Node->getOpcode() == ISD::UREM) ? ISD::UDIV : ISD::SDIV;
3195 bool isSigned = DivOpc == ISD::SDIV;
3196 MVT::ValueType VT = Node->getValueType(0);
3198 // See if remainder can be lowered using two-result operations.
3199 SDVTList VTs = DAG.getVTList(VT, VT);
3200 if (Node->getOpcode() == ISD::SREM &&
3201 TLI.isOperationLegal(ISD::SDIVREM, VT)) {
3202 Result = SDOperand(DAG.getNode(ISD::SDIVREM, VTs, Tmp1, Tmp2).Val, 1);
3205 if (Node->getOpcode() == ISD::UREM &&
3206 TLI.isOperationLegal(ISD::UDIVREM, VT)) {
3207 Result = SDOperand(DAG.getNode(ISD::UDIVREM, VTs, Tmp1, Tmp2).Val, 1);
3211 if (MVT::isInteger(VT)) {
3212 if (TLI.getOperationAction(DivOpc, VT) ==
3213 TargetLowering::Legal) {
3215 Result = DAG.getNode(DivOpc, VT, Tmp1, Tmp2);
3216 Result = DAG.getNode(ISD::MUL, VT, Result, Tmp2);
3217 Result = DAG.getNode(ISD::SUB, VT, Tmp1, Result);
3218 } else if (MVT::isVector(VT)) {
3219 Result = LegalizeOp(UnrollVectorOp(Op));
3221 assert(VT == MVT::i32 &&
3222 "Cannot expand this binary operator!");
3223 RTLIB::Libcall LC = Node->getOpcode() == ISD::UREM
3224 ? RTLIB::UREM_I32 : RTLIB::SREM_I32;
3226 Result = ExpandLibCall(TLI.getLibcallName(LC), Node, isSigned, Dummy);
3229 assert(MVT::isFloatingPoint(VT) &&
3230 "remainder op must have integer or floating-point type");
3231 if (MVT::isVector(VT)) {
3232 Result = LegalizeOp(UnrollVectorOp(Op));
3234 // Floating point mod -> fmod libcall.
3235 RTLIB::Libcall LC = GetFPLibCall(VT, RTLIB::REM_F32, RTLIB::REM_F64,
3236 RTLIB::REM_F80, RTLIB::REM_PPCF128);
3238 Result = ExpandLibCall(TLI.getLibcallName(LC), Node,
3239 false/*sign irrelevant*/, Dummy);
3247 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
3248 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the pointer.
3250 MVT::ValueType VT = Node->getValueType(0);
3251 switch (TLI.getOperationAction(Node->getOpcode(), MVT::Other)) {
3252 default: assert(0 && "This action is not supported yet!");
3253 case TargetLowering::Custom:
3256 case TargetLowering::Legal:
3257 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
3258 Result = Result.getValue(0);
3259 Tmp1 = Result.getValue(1);
3262 Tmp2 = TLI.LowerOperation(Result, DAG);
3264 Result = LegalizeOp(Tmp2);
3265 Tmp1 = LegalizeOp(Tmp2.getValue(1));
3269 case TargetLowering::Expand: {
3270 const Value *V = cast<SrcValueSDNode>(Node->getOperand(2))->getValue();
3271 SDOperand VAList = DAG.getLoad(TLI.getPointerTy(), Tmp1, Tmp2, V, 0);
3272 // Increment the pointer, VAList, to the next vaarg
3273 Tmp3 = DAG.getNode(ISD::ADD, TLI.getPointerTy(), VAList,
3274 DAG.getConstant(MVT::getSizeInBits(VT)/8,
3275 TLI.getPointerTy()));
3276 // Store the incremented VAList to the legalized pointer
3277 Tmp3 = DAG.getStore(VAList.getValue(1), Tmp3, Tmp2, V, 0);
3278 // Load the actual argument out of the pointer VAList
3279 Result = DAG.getLoad(VT, Tmp3, VAList, NULL, 0);
3280 Tmp1 = LegalizeOp(Result.getValue(1));
3281 Result = LegalizeOp(Result);
3285 // Since VAARG produces two values, make sure to remember that we
3286 // legalized both of them.
3287 AddLegalizedOperand(SDOperand(Node, 0), Result);
3288 AddLegalizedOperand(SDOperand(Node, 1), Tmp1);
3289 return Op.ResNo ? Tmp1 : Result;
3293 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
3294 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the dest pointer.
3295 Tmp3 = LegalizeOp(Node->getOperand(2)); // Legalize the source pointer.
3297 switch (TLI.getOperationAction(ISD::VACOPY, MVT::Other)) {
3298 default: assert(0 && "This action is not supported yet!");
3299 case TargetLowering::Custom:
3302 case TargetLowering::Legal:
3303 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Tmp3,
3304 Node->getOperand(3), Node->getOperand(4));
3306 Tmp1 = TLI.LowerOperation(Result, DAG);
3307 if (Tmp1.Val) Result = Tmp1;
3310 case TargetLowering::Expand:
3311 // This defaults to loading a pointer from the input and storing it to the
3312 // output, returning the chain.
3313 const Value *VD = cast<SrcValueSDNode>(Node->getOperand(3))->getValue();
3314 const Value *VS = cast<SrcValueSDNode>(Node->getOperand(4))->getValue();
3315 Tmp4 = DAG.getLoad(TLI.getPointerTy(), Tmp1, Tmp3, VD, 0);
3316 Result = DAG.getStore(Tmp4.getValue(1), Tmp4, Tmp2, VS, 0);
3322 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
3323 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the pointer.
3325 switch (TLI.getOperationAction(ISD::VAEND, MVT::Other)) {
3326 default: assert(0 && "This action is not supported yet!");
3327 case TargetLowering::Custom:
3330 case TargetLowering::Legal:
3331 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
3333 Tmp1 = TLI.LowerOperation(Tmp1, DAG);
3334 if (Tmp1.Val) Result = Tmp1;
3337 case TargetLowering::Expand:
3338 Result = Tmp1; // Default to a no-op, return the chain
3344 Tmp1 = LegalizeOp(Node->getOperand(0)); // Legalize the chain.
3345 Tmp2 = LegalizeOp(Node->getOperand(1)); // Legalize the pointer.
3347 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2, Node->getOperand(2));
3349 switch (TLI.getOperationAction(ISD::VASTART, MVT::Other)) {
3350 default: assert(0 && "This action is not supported yet!");
3351 case TargetLowering::Legal: break;
3352 case TargetLowering::Custom:
3353 Tmp1 = TLI.LowerOperation(Result, DAG);
3354 if (Tmp1.Val) Result = Tmp1;
3361 Tmp1 = LegalizeOp(Node->getOperand(0)); // LHS
3362 Tmp2 = LegalizeOp(Node->getOperand(1)); // RHS
3363 Result = DAG.UpdateNodeOperands(Result, Tmp1, Tmp2);
3364 switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
3366 assert(0 && "ROTL/ROTR legalize operation not supported");
3368 case TargetLowering::Legal:
3370 case TargetLowering::Custom:
3371 Tmp1 = TLI.LowerOperation(Result, DAG);
3372 if (Tmp1.Val) Result = Tmp1;
3374 case TargetLowering::Promote:
3375 assert(0 && "Do not know how to promote ROTL/ROTR");
3377 case TargetLowering::Expand:
3378 assert(0 && "Do not know how to expand ROTL/ROTR");
3384 Tmp1 = LegalizeOp(Node->getOperand(0)); // Op
3385 switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
3386 case TargetLowering::Custom:
3387 assert(0 && "Cannot custom legalize this yet!");
3388 case TargetLowering::Legal:
3389 Result = DAG.UpdateNodeOperands(Result, Tmp1);
3391 case TargetLowering::Promote: {
3392 MVT::ValueType OVT = Tmp1.getValueType();
3393 MVT::ValueType NVT = TLI.getTypeToPromoteTo(Node->getOpcode(), OVT);
3394 unsigned DiffBits = MVT::getSizeInBits(NVT) - MVT::getSizeInBits(OVT);
3396 Tmp1 = DAG.getNode(ISD::ZERO_EXTEND, NVT, Tmp1);
3397 Tmp1 = DAG.getNode(ISD::BSWAP, NVT, Tmp1);
3398 Result = DAG.getNode(ISD::SRL, NVT, Tmp1,
3399 DAG.getConstant(DiffBits, TLI.getShiftAmountTy()));
3402 case TargetLowering::Expand:
3403 Result = ExpandBSWAP(Tmp1);
3411 Tmp1 = LegalizeOp(Node->getOperand(0)); // Op
3412 switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
3413 case TargetLowering::Custom:
3414 case TargetLowering::Legal:
3415 Result = DAG.UpdateNodeOperands(Result, Tmp1);
3416 if (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0)) ==
3417 TargetLowering::Custom) {
3418 Tmp1 = TLI.LowerOperation(Result, DAG);
3424 case TargetLowering::Promote: {
3425 MVT::ValueType OVT = Tmp1.getValueType();
3426 MVT::ValueType NVT = TLI.getTypeToPromoteTo(Node->getOpcode(), OVT);
3428 // Zero extend the argument.
3429 Tmp1 = DAG.getNode(ISD::ZERO_EXTEND, NVT, Tmp1);
3430 // Perform the larger operation, then subtract if needed.
3431 Tmp1 = DAG.getNode(Node->getOpcode(), Node->getValueType(0), Tmp1);
3432 switch (Node->getOpcode()) {
3437 //if Tmp1 == sizeinbits(NVT) then Tmp1 = sizeinbits(Old VT)
3438 Tmp2 = DAG.getSetCC(TLI.getSetCCResultTy(), Tmp1,
3439 DAG.getConstant(MVT::getSizeInBits(NVT), NVT),
3441 Result = DAG.getNode(ISD::SELECT, NVT, Tmp2,
3442 DAG.getConstant(MVT::getSizeInBits(OVT),NVT), Tmp1);
3445 // Tmp1 = Tmp1 - (sizeinbits(NVT) - sizeinbits(Old VT))
3446 Result = DAG.getNode(ISD::SUB, NVT, Tmp1,
3447 DAG.getConstant(MVT::getSizeInBits(NVT) -
3448 MVT::getSizeInBits(OVT), NVT));
3453 case TargetLowering::Expand:
3454 Result = ExpandBitCount(Node->getOpcode(), Tmp1);
3465 Tmp1 = LegalizeOp(Node->getOperand(0));
3466 switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))) {
3467 case TargetLowering::Promote:
3468 case TargetLowering::Custom:
3471 case TargetLowering::Legal:
3472 Result = DAG.UpdateNodeOperands(Result, Tmp1);
3474 Tmp1 = TLI.LowerOperation(Result, DAG);
3475 if (Tmp1.Val) Result = Tmp1;
3478 case TargetLowering::Expand:
3479 switch (Node->getOpcode()) {
3480 default: assert(0 && "Unreachable!");
3482 // Expand Y = FNEG(X) -> Y = SUB -0.0, X
3483 Tmp2 = DAG.getConstantFP(-0.0, Node->getValueType(0));
3484 Result = DAG.getNode(ISD::FSUB, Node->getValueType(0), Tmp2, Tmp1);
3487 // Expand Y = FABS(X) -> Y = (X >u 0.0) ? X : fneg(X).
3488 MVT::ValueType VT = Node->getValueType(0);
3489 Tmp2 = DAG.getConstantFP(0.0, VT);
3490 Tmp2 = DAG.getSetCC(TLI.getSetCCResultTy(), Tmp1, Tmp2, ISD::SETUGT);
3491 Tmp3 = DAG.getNode(ISD::FNEG, VT, Tmp1);
3492 Result = DAG.getNode(ISD::SELECT, VT, Tmp2, Tmp1, Tmp3);
3498 MVT::ValueType VT = Node->getValueType(0);
3500 // Expand unsupported unary vector operators by unrolling them.
3501 if (MVT::isVector(VT)) {
3502 Result = LegalizeOp(UnrollVectorOp(Op));
3506 RTLIB::Libcall LC = RTLIB::UNKNOWN_LIBCALL;
3507 switch(Node->getOpcode()) {
3509 LC = GetFPLibCall(VT, RTLIB::SQRT_F32, RTLIB::SQRT_F64,
3510 RTLIB::SQRT_F80, RTLIB::SQRT_PPCF128);
3513 LC = GetFPLibCall(VT, RTLIB::SIN_F32, RTLIB::SIN_F64,
3514 RTLIB::SIN_F80, RTLIB::SIN_PPCF128);
3517 LC = GetFPLibCall(VT, RTLIB::COS_F32, RTLIB::COS_F64,
3518 RTLIB::COS_F80, RTLIB::COS_PPCF128);
3520 default: assert(0 && "Unreachable!");
3523 Result = ExpandLibCall(TLI.getLibcallName(LC), Node,
3524 false/*sign irrelevant*/, Dummy);
3532 MVT::ValueType VT = Node->getValueType(0);
3534 // Expand unsupported unary vector operators by unrolling them.
3535 if (MVT::isVector(VT)) {
3536 Result = LegalizeOp(UnrollVectorOp(Op));
3540 // We always lower FPOWI into a libcall. No target support for it yet.
3541 RTLIB::Libcall LC = GetFPLibCall(VT, RTLIB::POWI_F32, RTLIB::POWI_F64,
3542 RTLIB::POWI_F80, RTLIB::POWI_PPCF128);
3544 Result = ExpandLibCall(TLI.getLibcallName(LC), Node,
3545 false/*sign irrelevant*/, Dummy);
3548 case ISD::BIT_CONVERT:
3549 if (!isTypeLegal(Node->getOperand(0).getValueType())) {
3550 Result = EmitStackConvert(Node->getOperand(0), Node->getValueType(0),
3551 Node->getValueType(0));
3552 } else if (MVT::isVector(Op.getOperand(0).getValueType())) {
3553 // The input has to be a vector type, we have to either scalarize it, pack
3554 // it, or convert it based on whether the input vector type is legal.
3555 SDNode *InVal = Node->getOperand(0).Val;
3556 int InIx = Node->getOperand(0).ResNo;
3557 unsigned NumElems = MVT::getVectorNumElements(InVal->getValueType(InIx));
3558 MVT::ValueType EVT = MVT::getVectorElementType(InVal->getValueType(InIx));
3560 // Figure out if there is a simple type corresponding to this Vector
3561 // type. If so, convert to the vector type.
3562 MVT::ValueType TVT = MVT::getVectorType(EVT, NumElems);
3563 if (TLI.isTypeLegal(TVT)) {
3564 // Turn this into a bit convert of the vector input.
3565 Result = DAG.getNode(ISD::BIT_CONVERT, Node->getValueType(0),
3566 LegalizeOp(Node->getOperand(0)));
3568 } else if (NumElems == 1) {
3569 // Turn this into a bit convert of the scalar input.
3570 Result = DAG.getNode(ISD::BIT_CONVERT, Node->getValueType(0),
3571 ScalarizeVectorOp(Node->getOperand(0)));
3574 // FIXME: UNIMP! Store then reload
3575 assert(0 && "Cast from unsupported vector type not implemented yet!");
3578 switch (TLI.getOperationAction(ISD::BIT_CONVERT,
3579 Node->getOperand(0).getValueType())) {
3580 default: assert(0 && "Unknown operation action!");
3581 case TargetLowering::Expand:
3582 Result = EmitStackConvert(Node->getOperand(0), Node->getValueType(0),
3583 Node->getValueType(0));
3585 case TargetLowering::Legal:
3586 Tmp1 = LegalizeOp(Node->getOperand(0));
3587 Result = DAG.UpdateNodeOperands(Result, Tmp1);
3593 // Conversion operators. The source and destination have different types.
3594 case ISD::SINT_TO_FP:
3595 case ISD::UINT_TO_FP: {
3596 bool isSigned = Node->getOpcode() == ISD::SINT_TO_FP;
3597 switch (getTypeAction(Node->getOperand(0).getValueType())) {
3599 switch (TLI.getOperationAction(Node->getOpcode(),
3600 Node->getOperand(0).getValueType())) {
3601 default: assert(0 && "Unknown operation action!");
3602 case TargetLowering::Custom:
3605 case TargetLowering::Legal:
3606 Tmp1 = LegalizeOp(Node->getOperand(0));
3607 Result = DAG.UpdateNodeOperands(Result, Tmp1);
3609 Tmp1 = TLI.LowerOperation(Result, DAG);
3610 if (Tmp1.Val) Result = Tmp1;
3613 case TargetLowering::Expand:
3614 Result = ExpandLegalINT_TO_FP(isSigned,
3615 LegalizeOp(Node->getOperand(0)),
3616 Node->getValueType(0));
3618 case TargetLowering::Promote:
3619 Result = PromoteLegalINT_TO_FP(LegalizeOp(Node->getOperand(0)),
3620 Node->getValueType(0),
3626 Result = ExpandIntToFP(Node->getOpcode() == ISD::SINT_TO_FP,
3627 Node->getValueType(0), Node->getOperand(0));
3630 Tmp1 = PromoteOp(Node->getOperand(0));
3632 Tmp1 = DAG.getNode(ISD::SIGN_EXTEND_INREG, Tmp1.getValueType(),
3633 Tmp1, DAG.getValueType(Node->getOperand(0).getValueType()));
3635 Tmp1 = DAG.getZeroExtendInReg(Tmp1,
3636 Node->getOperand(0).getValueType());
3638 Result = DAG.UpdateNodeOperands(Result, Tmp1);
3639 Result = LegalizeOp(Result); // The 'op' is not necessarily legal!
3645 switch (getTypeAction(Node->getOperand(0).getValueType())) {
3647 Tmp1 = LegalizeOp(Node->getOperand(0));
3648 Result = DAG.UpdateNodeOperands(Result, Tmp1);
3651 ExpandOp(Node->getOperand(0), Tmp1, Tmp2);
3653 // Since the result is legal, we should just be able to truncate the low
3654 // part of the source.
3655 Result = DAG.getNode(ISD::TRUNCATE, Node->getValueType(0), Tmp1);
3658 Result = PromoteOp(Node->getOperand(0));
3659 Result = DAG.getNode(ISD::TRUNCATE, Op.getValueType(), Result);
3664 case ISD::FP_TO_SINT:
3665 case ISD::FP_TO_UINT:
3666 switch (getTypeAction(Node->getOperand(0).getValueType())) {
3668 Tmp1 = LegalizeOp(Node->getOperand(0));
3670 switch (TLI.getOperationAction(Node->getOpcode(), Node->getValueType(0))){
3671 default: assert(0 && "Unknown operation action!");
3672 case TargetLowering::Custom:
3675 case TargetLowering::Legal:
3676 Result = DAG.UpdateNodeOperands(Result, Tmp1);
3678 Tmp1 = TLI.LowerOperation(Result, DAG);
3679 if (Tmp1.Val) Result = Tmp1;
3682 case TargetLowering::Promote:
3683 Result = PromoteLegalFP_TO_INT(Tmp1, Node->getValueType(0),
3684 Node->getOpcode() == ISD::FP_TO_SINT);
3686 case TargetLowering::Expand:
3687 if (Node->getOpcode() == ISD::FP_TO_UINT) {
3688 SDOperand True, False;
3689 MVT::ValueType VT = Node->getOperand(0).getValueType();
3690 MVT::ValueType NVT = Node->getValueType(0);
3691 unsigned ShiftAmt = MVT::getSizeInBits(NVT)-1;
3692 const uint64_t zero[] = {0, 0};
3693 APFloat apf = APFloat(APInt(MVT::getSizeInBits(VT), 2, zero));
3694 uint64_t x = 1ULL << ShiftAmt;
3695 (void)apf.convertFromZeroExtendedInteger
3696 (&x, MVT::getSizeInBits(NVT), false, APFloat::rmNearestTiesToEven);
3697 Tmp2 = DAG.getConstantFP(apf, VT);
3698 Tmp3 = DAG.getSetCC(TLI.getSetCCResultTy(),
3699 Node->getOperand(0), Tmp2, ISD::SETLT);
3700 True = DAG.getNode(ISD::FP_TO_SINT, NVT, Node->getOperand(0));
3701 False = DAG.getNode(ISD::FP_TO_SINT, NVT,
3702 DAG.getNode(ISD::FSUB, VT, Node->getOperand(0),
3704 False = DAG.getNode(ISD::XOR, NVT, False,
3705 DAG.getConstant(1ULL << ShiftAmt, NVT));
3706 Result = DAG.getNode(ISD::SELECT, NVT, Tmp3, True, False);
3709 assert(0 && "Do not know how to expand FP_TO_SINT yet!");
3715 MVT::ValueType VT = Op.getValueType();
3716 MVT::ValueType OVT = Node->getOperand(0).getValueType();
3717 // Convert ppcf128 to i32
3718 if (OVT == MVT::ppcf128 && VT == MVT::i32) {
3719 if (Node->getOpcode() == ISD::FP_TO_SINT) {
3720 Result = DAG.getNode(ISD::FP_ROUND_INREG, MVT::ppcf128,
3721 Node->getOperand(0), DAG.getValueType(MVT::f64));
3722 Result = DAG.getNode(ISD::FP_ROUND, MVT::f64, Result,
3723 DAG.getIntPtrConstant(1));
3724 Result = DAG.getNode(ISD::FP_TO_SINT, VT, Result);
3726 const uint64_t TwoE31[] = {0x41e0000000000000LL, 0};
3727 APFloat apf = APFloat(APInt(128, 2, TwoE31));
3728 Tmp2 = DAG.getConstantFP(apf, OVT);
3729 // X>=2^31 ? (int)(X-2^31)+0x80000000 : (int)X
3730 // FIXME: generated code sucks.
3731 Result = DAG.getNode(ISD::SELECT_CC, VT, Node->getOperand(0), Tmp2,
3732 DAG.getNode(ISD::ADD, MVT::i32,
3733 DAG.getNode(ISD::FP_TO_SINT, VT,
3734 DAG.getNode(ISD::FSUB, OVT,
3735 Node->getOperand(0), Tmp2)),
3736 DAG.getConstant(0x80000000, MVT::i32)),
3737 DAG.getNode(ISD::FP_TO_SINT, VT,
3738 Node->getOperand(0)),
3739 DAG.getCondCode(ISD::SETGE));
3743 // Convert f32 / f64 to i32 / i64.
3744 RTLIB::Libcall LC = RTLIB::UNKNOWN_LIBCALL;
3745 switch (Node->getOpcode()) {
3746 case ISD::FP_TO_SINT: {
3747 if (OVT == MVT::f32)
3748 LC = (VT == MVT::i32)
3749 ? RTLIB::FPTOSINT_F32_I32 : RTLIB::FPTOSINT_F32_I64;
3750 else if (OVT == MVT::f64)
3751 LC = (VT == MVT::i32)
3752 ? RTLIB::FPTOSINT_F64_I32 : RTLIB::FPTOSINT_F64_I64;
3753 else if (OVT == MVT::f80) {
3754 assert(VT == MVT::i64);
3755 LC = RTLIB::FPTOSINT_F80_I64;
3757 else if (OVT == MVT::ppcf128) {
3758 assert(VT == MVT::i64);
3759 LC = RTLIB::FPTOSINT_PPCF128_I64;
3763 case ISD::FP_TO_UINT: {
3764 if (OVT == MVT::f32)
3765 LC = (VT == MVT::i32)
3766 ? RTLIB::FPTOUINT_F32_I32 : RTLIB::FPTOSINT_F32_I64;
3767 else if (OVT == MVT::f64)
3768 LC = (VT == MVT::i32)
3769 ? RTLIB::FPTOUINT_F64_I32 : RTLIB::FPTOSINT_F64_I64;
3770 else if (OVT == MVT::f80) {
3771 LC = (VT == MVT::i32)
3772 ? RTLIB::FPTOUINT_F80_I32 : RTLIB::FPTOUINT_F80_I64;
3774 else if (OVT == MVT::ppcf128) {
3775 assert(VT == MVT::i64);
3776 LC = RTLIB::FPTOUINT_PPCF128_I64;
3780 default: assert(0 && "Unreachable!");
3783 Result = ExpandLibCall(TLI.getLibcallName(LC), Node,
3784 false/*sign irrelevant*/, Dummy);
3788 Tmp1 = PromoteOp(Node->getOperand(0));
3789 Result = DAG.UpdateNodeOperands(Result, LegalizeOp(Tmp1));
3790 Result = LegalizeOp(Result);
3795 case ISD::FP_EXTEND: {
3796 MVT::ValueType DstVT = Op.getValueType();
3797 MVT::ValueType SrcVT = Op.getOperand(0).getValueType();
3798 if (TLI.getConvertAction(SrcVT, DstVT) == TargetLowering::Expand) {
3799 // The only other way we can lower this is to turn it into a STORE,
3800 // LOAD pair, targetting a temporary location (a stack slot).
3801 Result = EmitStackConvert(Node->getOperand(0), SrcVT, DstVT);
3804 switch (getTypeAction(Node->getOperand(0).getValueType())) {
3805 case Expand: assert(0 && "Shouldn't need to expand other operators here!");
3807 Tmp1 = LegalizeOp(Node->getOperand(0));
3808 Result = DAG.UpdateNodeOperands(Result, Tmp1);
3811 Tmp1 = PromoteOp(Node->getOperand(0));
3812 Result = DAG.getNode(ISD::FP_EXTEND, Op.getValueType(), Tmp1);
3817 case ISD::FP_ROUND: {
3818 MVT::ValueType DstVT = Op.getValueType();
3819 MVT::ValueType SrcVT = Op.getOperand(0).getValueType();
3820 if (TLI.getConvertAction(SrcVT, DstVT) == TargetLowering::Expand) {
3821 if (SrcVT == MVT::ppcf128) {
3823 ExpandOp(Node->getOperand(0), Lo, Result);
3824 // Round it the rest of the way (e.g. to f32) if needed.
3825 if (DstVT!=MVT::f64)
3826 Result = DAG.getNode(ISD::FP_ROUND, DstVT, Result, Op.getOperand(1));
3829 // The only other way we can lower this is to turn it into a STORE,
3830 // LOAD pair, targetting a temporary location (a stack slot).
3831 Result = EmitStackConvert(Node->getOperand(0), DstVT, DstVT);
3834 switch (getTypeAction(Node->getOperand(0).getValueType())) {
3835 case Expand: assert(0 && "Shouldn't need to expand other operators here!");
3837 Tmp1 = LegalizeOp(Node->getOperand(0));
3838 Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
3841 Tmp1 = PromoteOp(Node->getOperand(0));
3842 Result = DAG.getNode(ISD::FP_ROUND, Op.getValueType(), Tmp1,
3843 Node->getOperand(1));
3848 case ISD::ANY_EXTEND:
3849 case ISD::ZERO_EXTEND:
3850 case ISD::SIGN_EXTEND:
3851 switch (getTypeAction(Node->getOperand(0).getValueType())) {
3852 case Expand: assert(0 && "Shouldn't need to expand other operators here!");
3854 Tmp1 = LegalizeOp(Node->getOperand(0));
3855 Result = DAG.UpdateNodeOperands(Result, Tmp1);
3858 switch (Node->getOpcode()) {
3859 case ISD::ANY_EXTEND:
3860 Tmp1 = PromoteOp(Node->getOperand(0));
3861 Result = DAG.getNode(ISD::ANY_EXTEND, Op.getValueType(), Tmp1);
3863 case ISD::ZERO_EXTEND:
3864 Result = PromoteOp(Node->getOperand(0));
3865 Result = DAG.getNode(ISD::ANY_EXTEND, Op.getValueType(), Result);
3866 Result = DAG.getZeroExtendInReg(Result,
3867 Node->getOperand(0).getValueType());
3869 case ISD::SIGN_EXTEND:
3870 Result = PromoteOp(Node->getOperand(0));
3871 Result = DAG.getNode(ISD::ANY_EXTEND, Op.getValueType(), Result);
3872 Result = DAG.getNode(ISD::SIGN_EXTEND_INREG, Result.getValueType(),
3874 DAG.getValueType(Node->getOperand(0).getValueType()));
3879 case ISD::FP_ROUND_INREG:
3880 case ISD::SIGN_EXTEND_INREG: {
3881 Tmp1 = LegalizeOp(Node->getOperand(0));
3882 MVT::ValueType ExtraVT = cast<VTSDNode>(Node->getOperand(1))->getVT();
3884 // If this operation is not supported, convert it to a shl/shr or load/store
3886 switch (TLI.getOperationAction(Node->getOpcode(), ExtraVT)) {
3887 default: assert(0 && "This action not supported for this op yet!");
3888 case TargetLowering::Legal:
3889 Result = DAG.UpdateNodeOperands(Result, Tmp1, Node->getOperand(1));
3891 case TargetLowering::Expand:
3892 // If this is an integer extend and shifts are supported, do that.
3893 if (Node->getOpcode() == ISD::SIGN_EXTEND_INREG) {
3894 // NOTE: we could fall back on load/store here too for targets without
3895 // SAR. However, it is doubtful that any exist.
3896 unsigned BitsDiff = MVT::getSizeInBits(Node->getValueType(0)) -
3897 MVT::getSizeInBits(ExtraVT);
3898 SDOperand ShiftCst = DAG.getConstant(BitsDiff, TLI.getShiftAmountTy());
3899 Result = DAG.getNode(ISD::SHL, Node->getValueType(0),
3900 Node->getOperand(0), ShiftCst);
3901 Result = DAG.getNode(ISD::SRA, Node->getValueType(0),
3903 } else if (Node->getOpcode() == ISD::FP_ROUND_INREG) {
3904 // The only way we can lower this is to turn it into a TRUNCSTORE,
3905 // EXTLOAD pair, targetting a temporary location (a stack slot).
3907 // NOTE: there is a choice here between constantly creating new stack
3908 // slots and always reusing the same one. We currently always create
3909 // new ones, as reuse may inhibit scheduling.
3910 Result = EmitStackConvert(Node->getOperand(0), ExtraVT,
3911 Node->getValueType(0));
3913 assert(0 && "Unknown op");
3919 case ISD::TRAMPOLINE: {
3921 for (unsigned i = 0; i != 6; ++i)
3922 Ops[i] = LegalizeOp(Node->getOperand(i));
3923 Result = DAG.UpdateNodeOperands(Result, Ops, 6);
3924 // The only option for this node is to custom lower it.
3925 Result = TLI.LowerOperation(Result, DAG);
3926 assert(Result.Val && "Should always custom lower!");
3928 // Since trampoline produces two values, make sure to remember that we
3929 // legalized both of them.
3930 Tmp1 = LegalizeOp(Result.getValue(1));
3931 Result = LegalizeOp(Result);
3932 AddLegalizedOperand(SDOperand(Node, 0), Result);
3933 AddLegalizedOperand(SDOperand(Node, 1), Tmp1);
3934 return Op.ResNo ? Tmp1 : Result;
3936 case ISD::FLT_ROUNDS_: {
3937 MVT::ValueType VT = Node->getValueType(0);
3938 switch (TLI.getOperationAction(Node->getOpcode(), VT)) {
3939 default: assert(0 && "This action not supported for this op yet!");
3940 case TargetLowering::Custom:
3941 Result = TLI.LowerOperation(Op, DAG);
3942 if (Result.Val) break;
3944 case TargetLowering::Legal:
3945 // If this operation is not supported, lower it to constant 1
3946 Result = DAG.getConstant(1, VT);
3951 MVT::ValueType VT = Node->getValueType(0);
3952 switch (TLI.getOperationAction(Node->getOpcode(), VT)) {
3953 default: assert(0 && "This action not supported for this op yet!");
3954 case TargetLowering::Legal:
3955 Tmp1 = LegalizeOp(Node->getOperand(0));
3956 Result = DAG.UpdateNodeOperands(Result, Tmp1);
3958 case TargetLowering::Custom:
3959 Result = TLI.LowerOperation(Op, DAG);
3960 if (Result.Val) break;
3962 case TargetLowering::Expand:
3963 // If this operation is not supported, lower it to 'abort()' call
3964 Tmp1 = LegalizeOp(Node->getOperand(0));
3965 TargetLowering::ArgListTy Args;
3966 std::pair<SDOperand,SDOperand> CallResult =
3967 TLI.LowerCallTo(Tmp1, Type::VoidTy,
3968 false, false, false, CallingConv::C, false,
3969 DAG.getExternalSymbol("abort", TLI.getPointerTy()),
3971 Result = CallResult.second;
3978 assert(Result.getValueType() == Op.getValueType() &&
3979 "Bad legalization!");
3981 // Make sure that the generated code is itself legal.
3983 Result = LegalizeOp(Result);
3985 // Note that LegalizeOp may be reentered even from single-use nodes, which
3986 // means that we always must cache transformed nodes.
3987 AddLegalizedOperand(Op, Result);
3991 /// PromoteOp - Given an operation that produces a value in an invalid type,
3992 /// promote it to compute the value into a larger type. The produced value will
3993 /// have the correct bits for the low portion of the register, but no guarantee
3994 /// is made about the top bits: it may be zero, sign-extended, or garbage.
3995 SDOperand SelectionDAGLegalize::PromoteOp(SDOperand Op) {
3996 MVT::ValueType VT = Op.getValueType();
3997 MVT::ValueType NVT = TLI.getTypeToTransformTo(VT);
3998 assert(getTypeAction(VT) == Promote &&
3999 "Caller should expand or legalize operands that are not promotable!");
4000 assert(NVT > VT && MVT::isInteger(NVT) == MVT::isInteger(VT) &&
4001 "Cannot promote to smaller type!");
4003 SDOperand Tmp1, Tmp2, Tmp3;
4005 SDNode *Node = Op.Val;
4007 DenseMap<SDOperand, SDOperand>::iterator I = PromotedNodes.find(Op);
4008 if (I != PromotedNodes.end()) return I->second;
4010 switch (Node->getOpcode()) {
4011 case ISD::CopyFromReg:
4012 assert(0 && "CopyFromReg must be legal!");
4015 cerr << "NODE: "; Node->dump(&DAG); cerr << "\n";
4017 assert(0 && "Do not know how to promote this operator!");
4020 Result = DAG.getNode(ISD::UNDEF, NVT);
4024 Result = DAG.getNode(ISD::SIGN_EXTEND, NVT, Op);
4026 Result = DAG.getNode(ISD::ZERO_EXTEND, NVT, Op);
4027 assert(isa<ConstantSDNode>(Result) && "Didn't constant fold zext?");
4029 case ISD::ConstantFP:
4030 Result = DAG.getNode(ISD::FP_EXTEND, NVT, Op);
4031 assert(isa<ConstantFPSDNode>(Result) && "Didn't constant fold fp_extend?");
4035 assert(isTypeLegal(TLI.getSetCCResultTy()) && "SetCC type is not legal??");
4036 Result = DAG.getNode(ISD::SETCC, TLI.getSetCCResultTy(),Node->getOperand(0),
4037 Node->getOperand(1), Node->getOperand(2));
4041 switch (getTypeAction(Node->getOperand(0).getValueType())) {
4043 Result = LegalizeOp(Node->getOperand(0));
4044 assert(Result.getValueType() >= NVT &&
4045 "This truncation doesn't make sense!");
4046 if (Result.getValueType() > NVT) // Truncate to NVT instead of VT
4047 Result = DAG.getNode(ISD::TRUNCATE, NVT, Result);
4050 // The truncation is not required, because we don't guarantee anything
4051 // about high bits anyway.
4052 Result = PromoteOp(Node->getOperand(0));
4055 ExpandOp(Node->getOperand(0), Tmp1, Tmp2);
4056 // Truncate the low part of the expanded value to the result type
4057 Result = DAG.getNode(ISD::TRUNCATE, NVT, Tmp1);
4060 case ISD::SIGN_EXTEND:
4061 case ISD::ZERO_EXTEND:
4062 case ISD::ANY_EXTEND:
4063 switch (getTypeAction(Node->getOperand(0).getValueType())) {
4064 case Expand: assert(0 && "BUG: Smaller reg should have been promoted!");
4066 // Input is legal? Just do extend all the way to the larger type.
4067 Result = DAG.getNode(Node->getOpcode(), NVT, Node->getOperand(0));
4070 // Promote the reg if it's smaller.
4071 Result = PromoteOp(Node->getOperand(0));
4072 // The high bits are not guaranteed to be anything. Insert an extend.
4073 if (Node->getOpcode() == ISD::SIGN_EXTEND)
4074 Result = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Result,
4075 DAG.getValueType(Node->getOperand(0).getValueType()));
4076 else if (Node->getOpcode() == ISD::ZERO_EXTEND)
4077 Result = DAG.getZeroExtendInReg(Result,
4078 Node->getOperand(0).getValueType());
4082 case ISD::BIT_CONVERT:
4083 Result = EmitStackConvert(Node->getOperand(0), Node->getValueType(0),
4084 Node->getValueType(0));
4085 Result = PromoteOp(Result);
4088 case ISD::FP_EXTEND:
4089 assert(0 && "Case not implemented. Dynamically dead with 2 FP types!");
4091 switch (getTypeAction(Node->getOperand(0).getValueType())) {
4092 case Expand: assert(0 && "BUG: Cannot expand FP regs!");
4093 case Promote: assert(0 && "Unreachable with 2 FP types!");
4095 if (Node->getConstantOperandVal(1) == 0) {
4096 // Input is legal? Do an FP_ROUND_INREG.
4097 Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Node->getOperand(0),
4098 DAG.getValueType(VT));
4100 // Just remove the truncate, it isn't affecting the value.
4101 Result = DAG.getNode(ISD::FP_ROUND, NVT, Node->getOperand(0),
4102 Node->getOperand(1));
4107 case ISD::SINT_TO_FP:
4108 case ISD::UINT_TO_FP:
4109 switch (getTypeAction(Node->getOperand(0).getValueType())) {
4111 // No extra round required here.
4112 Result = DAG.getNode(Node->getOpcode(), NVT, Node->getOperand(0));
4116 Result = PromoteOp(Node->getOperand(0));
4117 if (Node->getOpcode() == ISD::SINT_TO_FP)
4118 Result = DAG.getNode(ISD::SIGN_EXTEND_INREG, Result.getValueType(),
4120 DAG.getValueType(Node->getOperand(0).getValueType()));
4122 Result = DAG.getZeroExtendInReg(Result,
4123 Node->getOperand(0).getValueType());
4124 // No extra round required here.
4125 Result = DAG.getNode(Node->getOpcode(), NVT, Result);
4128 Result = ExpandIntToFP(Node->getOpcode() == ISD::SINT_TO_FP, NVT,
4129 Node->getOperand(0));
4130 // Round if we cannot tolerate excess precision.
4131 if (NoExcessFPPrecision)
4132 Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Result,
4133 DAG.getValueType(VT));
4138 case ISD::SIGN_EXTEND_INREG:
4139 Result = PromoteOp(Node->getOperand(0));
4140 Result = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Result,
4141 Node->getOperand(1));
4143 case ISD::FP_TO_SINT:
4144 case ISD::FP_TO_UINT:
4145 switch (getTypeAction(Node->getOperand(0).getValueType())) {
4148 Tmp1 = Node->getOperand(0);
4151 // The input result is prerounded, so we don't have to do anything
4153 Tmp1 = PromoteOp(Node->getOperand(0));
4156 // If we're promoting a UINT to a larger size, check to see if the new node
4157 // will be legal. If it isn't, check to see if FP_TO_SINT is legal, since
4158 // we can use that instead. This allows us to generate better code for
4159 // FP_TO_UINT for small destination sizes on targets where FP_TO_UINT is not
4160 // legal, such as PowerPC.
4161 if (Node->getOpcode() == ISD::FP_TO_UINT &&
4162 !TLI.isOperationLegal(ISD::FP_TO_UINT, NVT) &&
4163 (TLI.isOperationLegal(ISD::FP_TO_SINT, NVT) ||
4164 TLI.getOperationAction(ISD::FP_TO_SINT, NVT)==TargetLowering::Custom)){
4165 Result = DAG.getNode(ISD::FP_TO_SINT, NVT, Tmp1);
4167 Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1);
4173 Tmp1 = PromoteOp(Node->getOperand(0));
4174 assert(Tmp1.getValueType() == NVT);
4175 Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1);
4176 // NOTE: we do not have to do any extra rounding here for
4177 // NoExcessFPPrecision, because we know the input will have the appropriate
4178 // precision, and these operations don't modify precision at all.
4184 Tmp1 = PromoteOp(Node->getOperand(0));
4185 assert(Tmp1.getValueType() == NVT);
4186 Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1);
4187 if (NoExcessFPPrecision)
4188 Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Result,
4189 DAG.getValueType(VT));
4193 // Promote f32 powi to f64 powi. Note that this could insert a libcall
4194 // directly as well, which may be better.
4195 Tmp1 = PromoteOp(Node->getOperand(0));
4196 assert(Tmp1.getValueType() == NVT);
4197 Result = DAG.getNode(ISD::FPOWI, NVT, Tmp1, Node->getOperand(1));
4198 if (NoExcessFPPrecision)
4199 Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Result,
4200 DAG.getValueType(VT));
4210 // The input may have strange things in the top bits of the registers, but
4211 // these operations don't care. They may have weird bits going out, but
4212 // that too is okay if they are integer operations.
4213 Tmp1 = PromoteOp(Node->getOperand(0));
4214 Tmp2 = PromoteOp(Node->getOperand(1));
4215 assert(Tmp1.getValueType() == NVT && Tmp2.getValueType() == NVT);
4216 Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
4221 Tmp1 = PromoteOp(Node->getOperand(0));
4222 Tmp2 = PromoteOp(Node->getOperand(1));
4223 assert(Tmp1.getValueType() == NVT && Tmp2.getValueType() == NVT);
4224 Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
4226 // Floating point operations will give excess precision that we may not be
4227 // able to tolerate. If we DO allow excess precision, just leave it,
4228 // otherwise excise it.
4229 // FIXME: Why would we need to round FP ops more than integer ones?
4230 // Is Round(Add(Add(A,B),C)) != Round(Add(Round(Add(A,B)), C))
4231 if (NoExcessFPPrecision)
4232 Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Result,
4233 DAG.getValueType(VT));
4238 // These operators require that their input be sign extended.
4239 Tmp1 = PromoteOp(Node->getOperand(0));
4240 Tmp2 = PromoteOp(Node->getOperand(1));
4241 if (MVT::isInteger(NVT)) {
4242 Tmp1 = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Tmp1,
4243 DAG.getValueType(VT));
4244 Tmp2 = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Tmp2,
4245 DAG.getValueType(VT));
4247 Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
4249 // Perform FP_ROUND: this is probably overly pessimistic.
4250 if (MVT::isFloatingPoint(NVT) && NoExcessFPPrecision)
4251 Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Result,
4252 DAG.getValueType(VT));
4256 case ISD::FCOPYSIGN:
4257 // These operators require that their input be fp extended.
4258 switch (getTypeAction(Node->getOperand(0).getValueType())) {
4259 case Expand: assert(0 && "not implemented");
4260 case Legal: Tmp1 = LegalizeOp(Node->getOperand(0)); break;
4261 case Promote: Tmp1 = PromoteOp(Node->getOperand(0)); break;
4263 switch (getTypeAction(Node->getOperand(1).getValueType())) {
4264 case Expand: assert(0 && "not implemented");
4265 case Legal: Tmp2 = LegalizeOp(Node->getOperand(1)); break;
4266 case Promote: Tmp2 = PromoteOp(Node->getOperand(1)); break;
4268 Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
4270 // Perform FP_ROUND: this is probably overly pessimistic.
4271 if (NoExcessFPPrecision && Node->getOpcode() != ISD::FCOPYSIGN)
4272 Result = DAG.getNode(ISD::FP_ROUND_INREG, NVT, Result,
4273 DAG.getValueType(VT));
4278 // These operators require that their input be zero extended.
4279 Tmp1 = PromoteOp(Node->getOperand(0));
4280 Tmp2 = PromoteOp(Node->getOperand(1));
4281 assert(MVT::isInteger(NVT) && "Operators don't apply to FP!");
4282 Tmp1 = DAG.getZeroExtendInReg(Tmp1, VT);
4283 Tmp2 = DAG.getZeroExtendInReg(Tmp2, VT);
4284 Result = DAG.getNode(Node->getOpcode(), NVT, Tmp1, Tmp2);
4288 Tmp1 = PromoteOp(Node->getOperand(0));
4289 Result = DAG.getNode(ISD::SHL, NVT, Tmp1, Node->getOperand(1));
4292 // The input value must be properly sign extended.
4293 Tmp1 = PromoteOp(Node->getOperand(0));
4294 Tmp1 = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Tmp1,
4295 DAG.getValueType(VT));
4296 Result = DAG.getNode(ISD::SRA, NVT, Tmp1, Node->getOperand(1));
4299 // The input value must be properly zero extended.
4300 Tmp1 = PromoteOp(Node->getOperand(0));
4301 Tmp1 = DAG.getZeroExtendInReg(Tmp1, VT);
4302 Result = DAG.getNode(ISD::SRL, NVT, Tmp1, Node->getOperand(1));
4306 Tmp1 = Node->getOperand(0); // Get the chain.
4307 Tmp2 = Node->getOperand(1); // Get the pointer.
4308 if (TLI.getOperationAction(ISD::VAARG, VT) == TargetLowering::Custom) {
4309 Tmp3 = DAG.getVAArg(VT, Tmp1, Tmp2, Node->getOperand(2));
4310 Result = TLI.CustomPromoteOperation(Tmp3, DAG);
4312 const Value *V = cast<SrcValueSDNode>(Node->getOperand(2))->getValue();
4313 SDOperand VAList = DAG.getLoad(TLI.getPointerTy(), Tmp1, Tmp2, V, 0);
4314 // Increment the pointer, VAList, to the next vaarg
4315 Tmp3 = DAG.getNode(ISD::ADD, TLI.getPointerTy(), VAList,
4316 DAG.getConstant(MVT::getSizeInBits(VT)/8,
4317 TLI.getPointerTy()));
4318 // Store the incremented VAList to the legalized pointer
4319 Tmp3 = DAG.getStore(VAList.getValue(1), Tmp3, Tmp2, V, 0);
4320 // Load the actual argument out of the pointer VAList
4321 Result = DAG.getExtLoad(ISD::EXTLOAD, NVT, Tmp3, VAList, NULL, 0, VT);
4323 // Remember that we legalized the chain.
4324 AddLegalizedOperand(Op.getValue(1), LegalizeOp(Result.getValue(1)));
4328 LoadSDNode *LD = cast<LoadSDNode>(Node);
4329 ISD::LoadExtType ExtType = ISD::isNON_EXTLoad(Node)
4330 ? ISD::EXTLOAD : LD->getExtensionType();
4331 Result = DAG.getExtLoad(ExtType, NVT,
4332 LD->getChain(), LD->getBasePtr(),
4333 LD->getSrcValue(), LD->getSrcValueOffset(),
4336 LD->getAlignment());
4337 // Remember that we legalized the chain.
4338 AddLegalizedOperand(Op.getValue(1), LegalizeOp(Result.getValue(1)));
4342 Tmp2 = PromoteOp(Node->getOperand(1)); // Legalize the op0
4343 Tmp3 = PromoteOp(Node->getOperand(2)); // Legalize the op1
4344 Result = DAG.getNode(ISD::SELECT, NVT, Node->getOperand(0), Tmp2, Tmp3);
4346 case ISD::SELECT_CC:
4347 Tmp2 = PromoteOp(Node->getOperand(2)); // True
4348 Tmp3 = PromoteOp(Node->getOperand(3)); // False
4349 Result = DAG.getNode(ISD::SELECT_CC, NVT, Node->getOperand(0),
4350 Node->getOperand(1), Tmp2, Tmp3, Node->getOperand(4));
4353 Tmp1 = Node->getOperand(0);
4354 Tmp1 = DAG.getNode(ISD::ZERO_EXTEND, NVT, Tmp1);
4355 Tmp1 = DAG.getNode(ISD::BSWAP, NVT, Tmp1);
4356 Result = DAG.getNode(ISD::SRL, NVT, Tmp1,
4357 DAG.getConstant(MVT::getSizeInBits(NVT) -
4358 MVT::getSizeInBits(VT),
4359 TLI.getShiftAmountTy()));
4364 // Zero extend the argument
4365 Tmp1 = DAG.getNode(ISD::ZERO_EXTEND, NVT, Node->getOperand(0));
4366 // Perform the larger operation, then subtract if needed.
4367 Tmp1 = DAG.getNode(Node->getOpcode(), NVT, Tmp1);
4368 switch(Node->getOpcode()) {
4373 // if Tmp1 == sizeinbits(NVT) then Tmp1 = sizeinbits(Old VT)
4374 Tmp2 = DAG.getSetCC(TLI.getSetCCResultTy(), Tmp1,
4375 DAG.getConstant(MVT::getSizeInBits(NVT), NVT),
4377 Result = DAG.getNode(ISD::SELECT, NVT, Tmp2,
4378 DAG.getConstant(MVT::getSizeInBits(VT), NVT), Tmp1);
4381 //Tmp1 = Tmp1 - (sizeinbits(NVT) - sizeinbits(Old VT))
4382 Result = DAG.getNode(ISD::SUB, NVT, Tmp1,
4383 DAG.getConstant(MVT::getSizeInBits(NVT) -
4384 MVT::getSizeInBits(VT), NVT));
4388 case ISD::EXTRACT_SUBVECTOR:
4389 Result = PromoteOp(ExpandEXTRACT_SUBVECTOR(Op));
4391 case ISD::EXTRACT_VECTOR_ELT:
4392 Result = PromoteOp(ExpandEXTRACT_VECTOR_ELT(Op));
4396 assert(Result.Val && "Didn't set a result!");
4398 // Make sure the result is itself legal.
4399 Result = LegalizeOp(Result);
4401 // Remember that we promoted this!
4402 AddPromotedOperand(Op, Result);
4406 /// ExpandEXTRACT_VECTOR_ELT - Expand an EXTRACT_VECTOR_ELT operation into
4407 /// a legal EXTRACT_VECTOR_ELT operation, scalar code, or memory traffic,
4408 /// based on the vector type. The return type of this matches the element type
4409 /// of the vector, which may not be legal for the target.
4410 SDOperand SelectionDAGLegalize::ExpandEXTRACT_VECTOR_ELT(SDOperand Op) {
4411 // We know that operand #0 is the Vec vector. If the index is a constant
4412 // or if the invec is a supported hardware type, we can use it. Otherwise,
4413 // lower to a store then an indexed load.
4414 SDOperand Vec = Op.getOperand(0);
4415 SDOperand Idx = Op.getOperand(1);
4417 MVT::ValueType TVT = Vec.getValueType();
4418 unsigned NumElems = MVT::getVectorNumElements(TVT);
4420 switch (TLI.getOperationAction(ISD::EXTRACT_VECTOR_ELT, TVT)) {
4421 default: assert(0 && "This action is not supported yet!");
4422 case TargetLowering::Custom: {
4423 Vec = LegalizeOp(Vec);
4424 Op = DAG.UpdateNodeOperands(Op, Vec, Idx);
4425 SDOperand Tmp3 = TLI.LowerOperation(Op, DAG);
4430 case TargetLowering::Legal:
4431 if (isTypeLegal(TVT)) {
4432 Vec = LegalizeOp(Vec);
4433 Op = DAG.UpdateNodeOperands(Op, Vec, Idx);
4437 case TargetLowering::Expand:
4441 if (NumElems == 1) {
4442 // This must be an access of the only element. Return it.
4443 Op = ScalarizeVectorOp(Vec);
4444 } else if (!TLI.isTypeLegal(TVT) && isa<ConstantSDNode>(Idx)) {
4445 unsigned NumLoElts = 1 << Log2_32(NumElems-1);
4446 ConstantSDNode *CIdx = cast<ConstantSDNode>(Idx);
4448 SplitVectorOp(Vec, Lo, Hi);
4449 if (CIdx->getValue() < NumLoElts) {
4453 Idx = DAG.getConstant(CIdx->getValue() - NumLoElts,
4454 Idx.getValueType());
4457 // It's now an extract from the appropriate high or low part. Recurse.
4458 Op = DAG.UpdateNodeOperands(Op, Vec, Idx);
4459 Op = ExpandEXTRACT_VECTOR_ELT(Op);
4461 // Store the value to a temporary stack slot, then LOAD the scalar
4462 // element back out.
4463 SDOperand StackPtr = DAG.CreateStackTemporary(Vec.getValueType());
4464 SDOperand Ch = DAG.getStore(DAG.getEntryNode(), Vec, StackPtr, NULL, 0);
4466 // Add the offset to the index.
4467 unsigned EltSize = MVT::getSizeInBits(Op.getValueType())/8;
4468 Idx = DAG.getNode(ISD::MUL, Idx.getValueType(), Idx,
4469 DAG.getConstant(EltSize, Idx.getValueType()));
4471 if (MVT::getSizeInBits(Idx.getValueType()) >
4472 MVT::getSizeInBits(TLI.getPointerTy()))
4473 Idx = DAG.getNode(ISD::TRUNCATE, TLI.getPointerTy(), Idx);
4475 Idx = DAG.getNode(ISD::ZERO_EXTEND, TLI.getPointerTy(), Idx);
4477 StackPtr = DAG.getNode(ISD::ADD, Idx.getValueType(), Idx, StackPtr);
4479 Op = DAG.getLoad(Op.getValueType(), Ch, StackPtr, NULL, 0);
4484 /// ExpandEXTRACT_SUBVECTOR - Expand a EXTRACT_SUBVECTOR operation. For now
4485 /// we assume the operation can be split if it is not already legal.
4486 SDOperand SelectionDAGLegalize::ExpandEXTRACT_SUBVECTOR(SDOperand Op) {
4487 // We know that operand #0 is the Vec vector. For now we assume the index
4488 // is a constant and that the extracted result is a supported hardware type.
4489 SDOperand Vec = Op.getOperand(0);
4490 SDOperand Idx = LegalizeOp(Op.getOperand(1));
4492 unsigned NumElems = MVT::getVectorNumElements(Vec.getValueType());
4494 if (NumElems == MVT::getVectorNumElements(Op.getValueType())) {
4495 // This must be an access of the desired vector length. Return it.
4499 ConstantSDNode *CIdx = cast<ConstantSDNode>(Idx);
4501 SplitVectorOp(Vec, Lo, Hi);
4502 if (CIdx->getValue() < NumElems/2) {
4506 Idx = DAG.getConstant(CIdx->getValue() - NumElems/2, Idx.getValueType());
4509 // It's now an extract from the appropriate high or low part. Recurse.
4510 Op = DAG.UpdateNodeOperands(Op, Vec, Idx);
4511 return ExpandEXTRACT_SUBVECTOR(Op);
4514 /// LegalizeSetCCOperands - Attempts to create a legal LHS and RHS for a SETCC
4515 /// with condition CC on the current target. This usually involves legalizing
4516 /// or promoting the arguments. In the case where LHS and RHS must be expanded,
4517 /// there may be no choice but to create a new SetCC node to represent the
4518 /// legalized value of setcc lhs, rhs. In this case, the value is returned in
4519 /// LHS, and the SDOperand returned in RHS has a nil SDNode value.
4520 void SelectionDAGLegalize::LegalizeSetCCOperands(SDOperand &LHS,
4523 SDOperand Tmp1, Tmp2, Tmp3, Result;
4525 switch (getTypeAction(LHS.getValueType())) {
4527 Tmp1 = LegalizeOp(LHS); // LHS
4528 Tmp2 = LegalizeOp(RHS); // RHS
4531 Tmp1 = PromoteOp(LHS); // LHS
4532 Tmp2 = PromoteOp(RHS); // RHS
4534 // If this is an FP compare, the operands have already been extended.
4535 if (MVT::isInteger(LHS.getValueType())) {
4536 MVT::ValueType VT = LHS.getValueType();
4537 MVT::ValueType NVT = TLI.getTypeToTransformTo(VT);
4539 // Otherwise, we have to insert explicit sign or zero extends. Note
4540 // that we could insert sign extends for ALL conditions, but zero extend
4541 // is cheaper on many machines (an AND instead of two shifts), so prefer
4543 switch (cast<CondCodeSDNode>(CC)->get()) {
4544 default: assert(0 && "Unknown integer comparison!");
4551 // ALL of these operations will work if we either sign or zero extend
4552 // the operands (including the unsigned comparisons!). Zero extend is
4553 // usually a simpler/cheaper operation, so prefer it.
4554 Tmp1 = DAG.getZeroExtendInReg(Tmp1, VT);
4555 Tmp2 = DAG.getZeroExtendInReg(Tmp2, VT);
4561 Tmp1 = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Tmp1,
4562 DAG.getValueType(VT));
4563 Tmp2 = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Tmp2,
4564 DAG.getValueType(VT));
4570 MVT::ValueType VT = LHS.getValueType();
4571 if (VT == MVT::f32 || VT == MVT::f64) {
4572 // Expand into one or more soft-fp libcall(s).
4573 RTLIB::Libcall LC1, LC2 = RTLIB::UNKNOWN_LIBCALL;
4574 switch (cast<CondCodeSDNode>(CC)->get()) {
4577 LC1 = (VT == MVT::f32) ? RTLIB::OEQ_F32 : RTLIB::OEQ_F64;
4581 LC1 = (VT == MVT::f32) ? RTLIB::UNE_F32 : RTLIB::UNE_F64;
4585 LC1 = (VT == MVT::f32) ? RTLIB::OGE_F32 : RTLIB::OGE_F64;
4589 LC1 = (VT == MVT::f32) ? RTLIB::OLT_F32 : RTLIB::OLT_F64;
4593 LC1 = (VT == MVT::f32) ? RTLIB::OLE_F32 : RTLIB::OLE_F64;
4597 LC1 = (VT == MVT::f32) ? RTLIB::OGT_F32 : RTLIB::OGT_F64;
4600 LC1 = (VT == MVT::f32) ? RTLIB::UO_F32 : RTLIB::UO_F64;
4603 LC1 = (VT == MVT::f32) ? RTLIB::O_F32 : RTLIB::O_F64;
4606 LC1 = (VT == MVT::f32) ? RTLIB::UO_F32 : RTLIB::UO_F64;
4607 switch (cast<CondCodeSDNode>(CC)->get()) {
4609 // SETONE = SETOLT | SETOGT
4610 LC1 = (VT == MVT::f32) ? RTLIB::OLT_F32 : RTLIB::OLT_F64;
4613 LC2 = (VT == MVT::f32) ? RTLIB::OGT_F32 : RTLIB::OGT_F64;
4616 LC2 = (VT == MVT::f32) ? RTLIB::OGE_F32 : RTLIB::OGE_F64;
4619 LC2 = (VT == MVT::f32) ? RTLIB::OLT_F32 : RTLIB::OLT_F64;
4622 LC2 = (VT == MVT::f32) ? RTLIB::OLE_F32 : RTLIB::OLE_F64;
4625 LC2 = (VT == MVT::f32) ? RTLIB::OEQ_F32 : RTLIB::OEQ_F64;
4627 default: assert(0 && "Unsupported FP setcc!");
4632 Tmp1 = ExpandLibCall(TLI.getLibcallName(LC1),
4633 DAG.getNode(ISD::MERGE_VALUES, VT, LHS, RHS).Val,
4634 false /*sign irrelevant*/, Dummy);
4635 Tmp2 = DAG.getConstant(0, MVT::i32);
4636 CC = DAG.getCondCode(TLI.getCmpLibcallCC(LC1));
4637 if (LC2 != RTLIB::UNKNOWN_LIBCALL) {
4638 Tmp1 = DAG.getNode(ISD::SETCC, TLI.getSetCCResultTy(), Tmp1, Tmp2, CC);
4639 LHS = ExpandLibCall(TLI.getLibcallName(LC2),
4640 DAG.getNode(ISD::MERGE_VALUES, VT, LHS, RHS).Val,
4641 false /*sign irrelevant*/, Dummy);
4642 Tmp2 = DAG.getNode(ISD::SETCC, TLI.getSetCCResultTy(), LHS, Tmp2,
4643 DAG.getCondCode(TLI.getCmpLibcallCC(LC2)));
4644 Tmp1 = DAG.getNode(ISD::OR, Tmp1.getValueType(), Tmp1, Tmp2);
4652 SDOperand LHSLo, LHSHi, RHSLo, RHSHi;
4653 ExpandOp(LHS, LHSLo, LHSHi);
4654 ExpandOp(RHS, RHSLo, RHSHi);
4655 ISD::CondCode CCCode = cast<CondCodeSDNode>(CC)->get();
4657 if (VT==MVT::ppcf128) {
4658 // FIXME: This generated code sucks. We want to generate
4659 // FCMP crN, hi1, hi2
4661 // FCMP crN, lo1, lo2
4662 // The following can be improved, but not that much.
4663 Tmp1 = DAG.getSetCC(TLI.getSetCCResultTy(), LHSHi, RHSHi, ISD::SETEQ);
4664 Tmp2 = DAG.getSetCC(TLI.getSetCCResultTy(), LHSLo, RHSLo, CCCode);
4665 Tmp3 = DAG.getNode(ISD::AND, Tmp1.getValueType(), Tmp1, Tmp2);
4666 Tmp1 = DAG.getSetCC(TLI.getSetCCResultTy(), LHSHi, RHSHi, ISD::SETNE);
4667 Tmp2 = DAG.getSetCC(TLI.getSetCCResultTy(), LHSHi, RHSHi, CCCode);
4668 Tmp1 = DAG.getNode(ISD::AND, Tmp1.getValueType(), Tmp1, Tmp2);
4669 Tmp1 = DAG.getNode(ISD::OR, Tmp1.getValueType(), Tmp1, Tmp3);
4678 if (ConstantSDNode *RHSCST = dyn_cast<ConstantSDNode>(RHSLo))
4679 if (RHSCST->isAllOnesValue()) {
4680 // Comparison to -1.
4681 Tmp1 = DAG.getNode(ISD::AND, LHSLo.getValueType(), LHSLo, LHSHi);
4686 Tmp1 = DAG.getNode(ISD::XOR, LHSLo.getValueType(), LHSLo, RHSLo);
4687 Tmp2 = DAG.getNode(ISD::XOR, LHSLo.getValueType(), LHSHi, RHSHi);
4688 Tmp1 = DAG.getNode(ISD::OR, Tmp1.getValueType(), Tmp1, Tmp2);
4689 Tmp2 = DAG.getConstant(0, Tmp1.getValueType());
4692 // If this is a comparison of the sign bit, just look at the top part.
4694 if (ConstantSDNode *CST = dyn_cast<ConstantSDNode>(RHS))
4695 if ((cast<CondCodeSDNode>(CC)->get() == ISD::SETLT &&
4696 CST->getValue() == 0) || // X < 0
4697 (cast<CondCodeSDNode>(CC)->get() == ISD::SETGT &&
4698 CST->isAllOnesValue())) { // X > -1
4704 // FIXME: This generated code sucks.
4705 ISD::CondCode LowCC;
4707 default: assert(0 && "Unknown integer setcc!");
4709 case ISD::SETULT: LowCC = ISD::SETULT; break;
4711 case ISD::SETUGT: LowCC = ISD::SETUGT; break;
4713 case ISD::SETULE: LowCC = ISD::SETULE; break;
4715 case ISD::SETUGE: LowCC = ISD::SETUGE; break;
4718 // Tmp1 = lo(op1) < lo(op2) // Always unsigned comparison
4719 // Tmp2 = hi(op1) < hi(op2) // Signedness depends on operands
4720 // dest = hi(op1) == hi(op2) ? Tmp1 : Tmp2;
4722 // NOTE: on targets without efficient SELECT of bools, we can always use
4723 // this identity: (B1 ? B2 : B3) --> (B1 & B2)|(!B1&B3)
4724 TargetLowering::DAGCombinerInfo DagCombineInfo(DAG, false, true, NULL);
4725 Tmp1 = TLI.SimplifySetCC(TLI.getSetCCResultTy(), LHSLo, RHSLo, LowCC,
4726 false, DagCombineInfo);
4728 Tmp1 = DAG.getSetCC(TLI.getSetCCResultTy(), LHSLo, RHSLo, LowCC);
4729 Tmp2 = TLI.SimplifySetCC(TLI.getSetCCResultTy(), LHSHi, RHSHi,
4730 CCCode, false, DagCombineInfo);
4732 Tmp2 = DAG.getNode(ISD::SETCC, TLI.getSetCCResultTy(), LHSHi, RHSHi,CC);
4734 ConstantSDNode *Tmp1C = dyn_cast<ConstantSDNode>(Tmp1.Val);
4735 ConstantSDNode *Tmp2C = dyn_cast<ConstantSDNode>(Tmp2.Val);
4736 if ((Tmp1C && Tmp1C->getValue() == 0) ||
4737 (Tmp2C && Tmp2C->getValue() == 0 &&
4738 (CCCode == ISD::SETLE || CCCode == ISD::SETGE ||
4739 CCCode == ISD::SETUGE || CCCode == ISD::SETULE)) ||
4740 (Tmp2C && Tmp2C->getValue() == 1 &&
4741 (CCCode == ISD::SETLT || CCCode == ISD::SETGT ||
4742 CCCode == ISD::SETUGT || CCCode == ISD::SETULT))) {
4743 // low part is known false, returns high part.
4744 // For LE / GE, if high part is known false, ignore the low part.
4745 // For LT / GT, if high part is known true, ignore the low part.
4749 Result = TLI.SimplifySetCC(TLI.getSetCCResultTy(), LHSHi, RHSHi,
4750 ISD::SETEQ, false, DagCombineInfo);
4752 Result=DAG.getSetCC(TLI.getSetCCResultTy(), LHSHi, RHSHi, ISD::SETEQ);
4753 Result = LegalizeOp(DAG.getNode(ISD::SELECT, Tmp1.getValueType(),
4754 Result, Tmp1, Tmp2));
4765 /// EmitStackConvert - Emit a store/load combination to the stack. This stores
4766 /// SrcOp to a stack slot of type SlotVT, truncating it if needed. It then does
4767 /// a load from the stack slot to DestVT, extending it if needed.
4768 /// The resultant code need not be legal.
4769 SDOperand SelectionDAGLegalize::EmitStackConvert(SDOperand SrcOp,
4770 MVT::ValueType SlotVT,
4771 MVT::ValueType DestVT) {
4772 // Create the stack frame object.
4773 SDOperand FIPtr = DAG.CreateStackTemporary(SlotVT);
4775 FrameIndexSDNode *StackPtrFI = cast<FrameIndexSDNode>(FIPtr);
4776 int SPFI = StackPtrFI->getIndex();
4778 unsigned SrcSize = MVT::getSizeInBits(SrcOp.getValueType());
4779 unsigned SlotSize = MVT::getSizeInBits(SlotVT);
4780 unsigned DestSize = MVT::getSizeInBits(DestVT);
4782 // Emit a store to the stack slot. Use a truncstore if the input value is
4783 // later than DestVT.
4785 if (SrcSize > SlotSize)
4786 Store = DAG.getTruncStore(DAG.getEntryNode(), SrcOp, FIPtr,
4787 PseudoSourceValue::getFixedStack(),
4790 assert(SrcSize == SlotSize && "Invalid store");
4791 Store = DAG.getStore(DAG.getEntryNode(), SrcOp, FIPtr,
4792 PseudoSourceValue::getFixedStack(),
4796 // Result is a load from the stack slot.
4797 if (SlotSize == DestSize)
4798 return DAG.getLoad(DestVT, Store, FIPtr, NULL, 0);
4800 assert(SlotSize < DestSize && "Unknown extension!");
4801 return DAG.getExtLoad(ISD::EXTLOAD, DestVT, Store, FIPtr, NULL, 0, SlotVT);
4804 SDOperand SelectionDAGLegalize::ExpandSCALAR_TO_VECTOR(SDNode *Node) {
4805 // Create a vector sized/aligned stack slot, store the value to element #0,
4806 // then load the whole vector back out.
4807 SDOperand StackPtr = DAG.CreateStackTemporary(Node->getValueType(0));
4809 FrameIndexSDNode *StackPtrFI = cast<FrameIndexSDNode>(StackPtr);
4810 int SPFI = StackPtrFI->getIndex();
4812 SDOperand Ch = DAG.getStore(DAG.getEntryNode(), Node->getOperand(0), StackPtr,
4813 PseudoSourceValue::getFixedStack(), SPFI);
4814 return DAG.getLoad(Node->getValueType(0), Ch, StackPtr,
4815 PseudoSourceValue::getFixedStack(), SPFI);
4819 /// ExpandBUILD_VECTOR - Expand a BUILD_VECTOR node on targets that don't
4820 /// support the operation, but do support the resultant vector type.
4821 SDOperand SelectionDAGLegalize::ExpandBUILD_VECTOR(SDNode *Node) {
4823 // If the only non-undef value is the low element, turn this into a
4824 // SCALAR_TO_VECTOR node. If this is { X, X, X, X }, determine X.
4825 unsigned NumElems = Node->getNumOperands();
4826 bool isOnlyLowElement = true;
4827 SDOperand SplatValue = Node->getOperand(0);
4828 std::map<SDOperand, std::vector<unsigned> > Values;
4829 Values[SplatValue].push_back(0);
4830 bool isConstant = true;
4831 if (!isa<ConstantFPSDNode>(SplatValue) && !isa<ConstantSDNode>(SplatValue) &&
4832 SplatValue.getOpcode() != ISD::UNDEF)
4835 for (unsigned i = 1; i < NumElems; ++i) {
4836 SDOperand V = Node->getOperand(i);
4837 Values[V].push_back(i);
4838 if (V.getOpcode() != ISD::UNDEF)
4839 isOnlyLowElement = false;
4840 if (SplatValue != V)
4841 SplatValue = SDOperand(0,0);
4843 // If this isn't a constant element or an undef, we can't use a constant
4845 if (!isa<ConstantFPSDNode>(V) && !isa<ConstantSDNode>(V) &&
4846 V.getOpcode() != ISD::UNDEF)
4850 if (isOnlyLowElement) {
4851 // If the low element is an undef too, then this whole things is an undef.
4852 if (Node->getOperand(0).getOpcode() == ISD::UNDEF)
4853 return DAG.getNode(ISD::UNDEF, Node->getValueType(0));
4854 // Otherwise, turn this into a scalar_to_vector node.
4855 return DAG.getNode(ISD::SCALAR_TO_VECTOR, Node->getValueType(0),
4856 Node->getOperand(0));
4859 // If all elements are constants, create a load from the constant pool.
4861 MVT::ValueType VT = Node->getValueType(0);
4863 MVT::getTypeForValueType(Node->getOperand(0).getValueType());
4864 std::vector<Constant*> CV;
4865 for (unsigned i = 0, e = NumElems; i != e; ++i) {
4866 if (ConstantFPSDNode *V =
4867 dyn_cast<ConstantFPSDNode>(Node->getOperand(i))) {
4868 CV.push_back(ConstantFP::get(OpNTy, V->getValueAPF()));
4869 } else if (ConstantSDNode *V =
4870 dyn_cast<ConstantSDNode>(Node->getOperand(i))) {
4871 CV.push_back(ConstantInt::get(OpNTy, V->getValue()));
4873 assert(Node->getOperand(i).getOpcode() == ISD::UNDEF);
4874 CV.push_back(UndefValue::get(OpNTy));
4877 Constant *CP = ConstantVector::get(CV);
4878 SDOperand CPIdx = DAG.getConstantPool(CP, TLI.getPointerTy());
4879 return DAG.getLoad(VT, DAG.getEntryNode(), CPIdx,
4880 PseudoSourceValue::getConstantPool(), 0);
4883 if (SplatValue.Val) { // Splat of one value?
4884 // Build the shuffle constant vector: <0, 0, 0, 0>
4885 MVT::ValueType MaskVT =
4886 MVT::getIntVectorWithNumElements(NumElems);
4887 SDOperand Zero = DAG.getConstant(0, MVT::getVectorElementType(MaskVT));
4888 std::vector<SDOperand> ZeroVec(NumElems, Zero);
4889 SDOperand SplatMask = DAG.getNode(ISD::BUILD_VECTOR, MaskVT,
4890 &ZeroVec[0], ZeroVec.size());
4892 // If the target supports VECTOR_SHUFFLE and this shuffle mask, use it.
4893 if (isShuffleLegal(Node->getValueType(0), SplatMask)) {
4894 // Get the splatted value into the low element of a vector register.
4895 SDOperand LowValVec =
4896 DAG.getNode(ISD::SCALAR_TO_VECTOR, Node->getValueType(0), SplatValue);
4898 // Return shuffle(LowValVec, undef, <0,0,0,0>)
4899 return DAG.getNode(ISD::VECTOR_SHUFFLE, Node->getValueType(0), LowValVec,
4900 DAG.getNode(ISD::UNDEF, Node->getValueType(0)),
4905 // If there are only two unique elements, we may be able to turn this into a
4907 if (Values.size() == 2) {
4908 // Build the shuffle constant vector: e.g. <0, 4, 0, 4>
4909 MVT::ValueType MaskVT =
4910 MVT::getIntVectorWithNumElements(NumElems);
4911 std::vector<SDOperand> MaskVec(NumElems);
4913 for (std::map<SDOperand,std::vector<unsigned> >::iterator I=Values.begin(),
4914 E = Values.end(); I != E; ++I) {
4915 for (std::vector<unsigned>::iterator II = I->second.begin(),
4916 EE = I->second.end(); II != EE; ++II)
4917 MaskVec[*II] = DAG.getConstant(i, MVT::getVectorElementType(MaskVT));
4920 SDOperand ShuffleMask = DAG.getNode(ISD::BUILD_VECTOR, MaskVT,
4921 &MaskVec[0], MaskVec.size());
4923 // If the target supports VECTOR_SHUFFLE and this shuffle mask, use it.
4924 if (TLI.isOperationLegal(ISD::SCALAR_TO_VECTOR, Node->getValueType(0)) &&
4925 isShuffleLegal(Node->getValueType(0), ShuffleMask)) {
4926 SmallVector<SDOperand, 8> Ops;
4927 for(std::map<SDOperand,std::vector<unsigned> >::iterator I=Values.begin(),
4928 E = Values.end(); I != E; ++I) {
4929 SDOperand Op = DAG.getNode(ISD::SCALAR_TO_VECTOR, Node->getValueType(0),
4933 Ops.push_back(ShuffleMask);
4935 // Return shuffle(LoValVec, HiValVec, <0,1,0,1>)
4936 return DAG.getNode(ISD::VECTOR_SHUFFLE, Node->getValueType(0),
4937 &Ops[0], Ops.size());
4941 // Otherwise, we can't handle this case efficiently. Allocate a sufficiently
4942 // aligned object on the stack, store each element into it, then load
4943 // the result as a vector.
4944 MVT::ValueType VT = Node->getValueType(0);
4945 // Create the stack frame object.
4946 SDOperand FIPtr = DAG.CreateStackTemporary(VT);
4948 // Emit a store of each element to the stack slot.
4949 SmallVector<SDOperand, 8> Stores;
4950 unsigned TypeByteSize =
4951 MVT::getSizeInBits(Node->getOperand(0).getValueType())/8;
4952 // Store (in the right endianness) the elements to memory.
4953 for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i) {
4954 // Ignore undef elements.
4955 if (Node->getOperand(i).getOpcode() == ISD::UNDEF) continue;
4957 unsigned Offset = TypeByteSize*i;
4959 SDOperand Idx = DAG.getConstant(Offset, FIPtr.getValueType());
4960 Idx = DAG.getNode(ISD::ADD, FIPtr.getValueType(), FIPtr, Idx);
4962 Stores.push_back(DAG.getStore(DAG.getEntryNode(), Node->getOperand(i), Idx,
4966 SDOperand StoreChain;
4967 if (!Stores.empty()) // Not all undef elements?
4968 StoreChain = DAG.getNode(ISD::TokenFactor, MVT::Other,
4969 &Stores[0], Stores.size());
4971 StoreChain = DAG.getEntryNode();
4973 // Result is a load from the stack slot.
4974 return DAG.getLoad(VT, StoreChain, FIPtr, NULL, 0);
4977 void SelectionDAGLegalize::ExpandShiftParts(unsigned NodeOp,
4978 SDOperand Op, SDOperand Amt,
4979 SDOperand &Lo, SDOperand &Hi) {
4980 // Expand the subcomponents.
4981 SDOperand LHSL, LHSH;
4982 ExpandOp(Op, LHSL, LHSH);
4984 SDOperand Ops[] = { LHSL, LHSH, Amt };
4985 MVT::ValueType VT = LHSL.getValueType();
4986 Lo = DAG.getNode(NodeOp, DAG.getNodeValueTypes(VT, VT), 2, Ops, 3);
4987 Hi = Lo.getValue(1);
4991 /// ExpandShift - Try to find a clever way to expand this shift operation out to
4992 /// smaller elements. If we can't find a way that is more efficient than a
4993 /// libcall on this target, return false. Otherwise, return true with the
4994 /// low-parts expanded into Lo and Hi.
4995 bool SelectionDAGLegalize::ExpandShift(unsigned Opc, SDOperand Op,SDOperand Amt,
4996 SDOperand &Lo, SDOperand &Hi) {
4997 assert((Opc == ISD::SHL || Opc == ISD::SRA || Opc == ISD::SRL) &&
4998 "This is not a shift!");
5000 MVT::ValueType NVT = TLI.getTypeToTransformTo(Op.getValueType());
5001 SDOperand ShAmt = LegalizeOp(Amt);
5002 MVT::ValueType ShTy = ShAmt.getValueType();
5003 unsigned VTBits = MVT::getSizeInBits(Op.getValueType());
5004 unsigned NVTBits = MVT::getSizeInBits(NVT);
5006 // Handle the case when Amt is an immediate.
5007 if (ConstantSDNode *CN = dyn_cast<ConstantSDNode>(Amt.Val)) {
5008 unsigned Cst = CN->getValue();
5009 // Expand the incoming operand to be shifted, so that we have its parts
5011 ExpandOp(Op, InL, InH);
5015 Lo = DAG.getConstant(0, NVT);
5016 Hi = DAG.getConstant(0, NVT);
5017 } else if (Cst > NVTBits) {
5018 Lo = DAG.getConstant(0, NVT);
5019 Hi = DAG.getNode(ISD::SHL, NVT, InL, DAG.getConstant(Cst-NVTBits,ShTy));
5020 } else if (Cst == NVTBits) {
5021 Lo = DAG.getConstant(0, NVT);
5024 Lo = DAG.getNode(ISD::SHL, NVT, InL, DAG.getConstant(Cst, ShTy));
5025 Hi = DAG.getNode(ISD::OR, NVT,
5026 DAG.getNode(ISD::SHL, NVT, InH, DAG.getConstant(Cst, ShTy)),
5027 DAG.getNode(ISD::SRL, NVT, InL, DAG.getConstant(NVTBits-Cst, ShTy)));
5032 Lo = DAG.getConstant(0, NVT);
5033 Hi = DAG.getConstant(0, NVT);
5034 } else if (Cst > NVTBits) {
5035 Lo = DAG.getNode(ISD::SRL, NVT, InH, DAG.getConstant(Cst-NVTBits,ShTy));
5036 Hi = DAG.getConstant(0, NVT);
5037 } else if (Cst == NVTBits) {
5039 Hi = DAG.getConstant(0, NVT);
5041 Lo = DAG.getNode(ISD::OR, NVT,
5042 DAG.getNode(ISD::SRL, NVT, InL, DAG.getConstant(Cst, ShTy)),
5043 DAG.getNode(ISD::SHL, NVT, InH, DAG.getConstant(NVTBits-Cst, ShTy)));
5044 Hi = DAG.getNode(ISD::SRL, NVT, InH, DAG.getConstant(Cst, ShTy));
5049 Hi = Lo = DAG.getNode(ISD::SRA, NVT, InH,
5050 DAG.getConstant(NVTBits-1, ShTy));
5051 } else if (Cst > NVTBits) {
5052 Lo = DAG.getNode(ISD::SRA, NVT, InH,
5053 DAG.getConstant(Cst-NVTBits, ShTy));
5054 Hi = DAG.getNode(ISD::SRA, NVT, InH,
5055 DAG.getConstant(NVTBits-1, ShTy));
5056 } else if (Cst == NVTBits) {
5058 Hi = DAG.getNode(ISD::SRA, NVT, InH,
5059 DAG.getConstant(NVTBits-1, ShTy));
5061 Lo = DAG.getNode(ISD::OR, NVT,
5062 DAG.getNode(ISD::SRL, NVT, InL, DAG.getConstant(Cst, ShTy)),
5063 DAG.getNode(ISD::SHL, NVT, InH, DAG.getConstant(NVTBits-Cst, ShTy)));
5064 Hi = DAG.getNode(ISD::SRA, NVT, InH, DAG.getConstant(Cst, ShTy));
5070 // Okay, the shift amount isn't constant. However, if we can tell that it is
5071 // >= 32 or < 32, we can still simplify it, without knowing the actual value.
5072 uint64_t Mask = NVTBits, KnownZero, KnownOne;
5073 DAG.ComputeMaskedBits(Amt, Mask, KnownZero, KnownOne);
5075 // If we know that the high bit of the shift amount is one, then we can do
5076 // this as a couple of simple shifts.
5077 if (KnownOne & Mask) {
5078 // Mask out the high bit, which we know is set.
5079 Amt = DAG.getNode(ISD::AND, Amt.getValueType(), Amt,
5080 DAG.getConstant(NVTBits-1, Amt.getValueType()));
5082 // Expand the incoming operand to be shifted, so that we have its parts
5084 ExpandOp(Op, InL, InH);
5087 Lo = DAG.getConstant(0, NVT); // Low part is zero.
5088 Hi = DAG.getNode(ISD::SHL, NVT, InL, Amt); // High part from Lo part.
5091 Hi = DAG.getConstant(0, NVT); // Hi part is zero.
5092 Lo = DAG.getNode(ISD::SRL, NVT, InH, Amt); // Lo part from Hi part.
5095 Hi = DAG.getNode(ISD::SRA, NVT, InH, // Sign extend high part.
5096 DAG.getConstant(NVTBits-1, Amt.getValueType()));
5097 Lo = DAG.getNode(ISD::SRA, NVT, InH, Amt); // Lo part from Hi part.
5102 // If we know that the high bit of the shift amount is zero, then we can do
5103 // this as a couple of simple shifts.
5104 if (KnownZero & Mask) {
5106 SDOperand Amt2 = DAG.getNode(ISD::SUB, Amt.getValueType(),
5107 DAG.getConstant(NVTBits, Amt.getValueType()),
5110 // Expand the incoming operand to be shifted, so that we have its parts
5112 ExpandOp(Op, InL, InH);
5115 Lo = DAG.getNode(ISD::SHL, NVT, InL, Amt);
5116 Hi = DAG.getNode(ISD::OR, NVT,
5117 DAG.getNode(ISD::SHL, NVT, InH, Amt),
5118 DAG.getNode(ISD::SRL, NVT, InL, Amt2));
5121 Hi = DAG.getNode(ISD::SRL, NVT, InH, Amt);
5122 Lo = DAG.getNode(ISD::OR, NVT,
5123 DAG.getNode(ISD::SRL, NVT, InL, Amt),
5124 DAG.getNode(ISD::SHL, NVT, InH, Amt2));
5127 Hi = DAG.getNode(ISD::SRA, NVT, InH, Amt);
5128 Lo = DAG.getNode(ISD::OR, NVT,
5129 DAG.getNode(ISD::SRL, NVT, InL, Amt),
5130 DAG.getNode(ISD::SHL, NVT, InH, Amt2));
5139 // ExpandLibCall - Expand a node into a call to a libcall. If the result value
5140 // does not fit into a register, return the lo part and set the hi part to the
5141 // by-reg argument. If it does fit into a single register, return the result
5142 // and leave the Hi part unset.
5143 SDOperand SelectionDAGLegalize::ExpandLibCall(const char *Name, SDNode *Node,
5144 bool isSigned, SDOperand &Hi) {
5145 assert(!IsLegalizingCall && "Cannot overlap legalization of calls!");
5146 // The input chain to this libcall is the entry node of the function.
5147 // Legalizing the call will automatically add the previous call to the
5149 SDOperand InChain = DAG.getEntryNode();
5151 TargetLowering::ArgListTy Args;
5152 TargetLowering::ArgListEntry Entry;
5153 for (unsigned i = 0, e = Node->getNumOperands(); i != e; ++i) {
5154 MVT::ValueType ArgVT = Node->getOperand(i).getValueType();
5155 const Type *ArgTy = MVT::getTypeForValueType(ArgVT);
5156 Entry.Node = Node->getOperand(i); Entry.Ty = ArgTy;
5157 Entry.isSExt = isSigned;
5158 Entry.isZExt = !isSigned;
5159 Args.push_back(Entry);
5161 SDOperand Callee = DAG.getExternalSymbol(Name, TLI.getPointerTy());
5163 // Splice the libcall in wherever FindInputOutputChains tells us to.
5164 const Type *RetTy = MVT::getTypeForValueType(Node->getValueType(0));
5165 std::pair<SDOperand,SDOperand> CallInfo =
5166 TLI.LowerCallTo(InChain, RetTy, isSigned, !isSigned, false, CallingConv::C,
5167 false, Callee, Args, DAG);
5169 // Legalize the call sequence, starting with the chain. This will advance
5170 // the LastCALLSEQ_END to the legalized version of the CALLSEQ_END node that
5171 // was added by LowerCallTo (guaranteeing proper serialization of calls).
5172 LegalizeOp(CallInfo.second);
5174 switch (getTypeAction(CallInfo.first.getValueType())) {
5175 default: assert(0 && "Unknown thing");
5177 Result = CallInfo.first;
5180 ExpandOp(CallInfo.first, Result, Hi);
5187 /// ExpandIntToFP - Expand a [US]INT_TO_FP operation.
5189 SDOperand SelectionDAGLegalize::
5190 ExpandIntToFP(bool isSigned, MVT::ValueType DestTy, SDOperand Source) {
5191 assert(getTypeAction(Source.getValueType()) == Expand &&
5192 "This is not an expansion!");
5193 assert(Source.getValueType() == MVT::i64 && "Only handle expand from i64!");
5196 assert(Source.getValueType() == MVT::i64 &&
5197 "This only works for 64-bit -> FP");
5198 // The 64-bit value loaded will be incorrectly if the 'sign bit' of the
5199 // incoming integer is set. To handle this, we dynamically test to see if
5200 // it is set, and, if so, add a fudge factor.
5202 ExpandOp(Source, Lo, Hi);
5204 // If this is unsigned, and not supported, first perform the conversion to
5205 // signed, then adjust the result if the sign bit is set.
5206 SDOperand SignedConv = ExpandIntToFP(true, DestTy,
5207 DAG.getNode(ISD::BUILD_PAIR, Source.getValueType(), Lo, Hi));
5209 SDOperand SignSet = DAG.getSetCC(TLI.getSetCCResultTy(), Hi,
5210 DAG.getConstant(0, Hi.getValueType()),
5212 SDOperand Zero = DAG.getIntPtrConstant(0), Four = DAG.getIntPtrConstant(4);
5213 SDOperand CstOffset = DAG.getNode(ISD::SELECT, Zero.getValueType(),
5214 SignSet, Four, Zero);
5215 uint64_t FF = 0x5f800000ULL;
5216 if (TLI.isLittleEndian()) FF <<= 32;
5217 static Constant *FudgeFactor = ConstantInt::get(Type::Int64Ty, FF);
5219 SDOperand CPIdx = DAG.getConstantPool(FudgeFactor, TLI.getPointerTy());
5220 CPIdx = DAG.getNode(ISD::ADD, TLI.getPointerTy(), CPIdx, CstOffset);
5221 SDOperand FudgeInReg;
5222 if (DestTy == MVT::f32)
5223 FudgeInReg = DAG.getLoad(MVT::f32, DAG.getEntryNode(), CPIdx,
5224 PseudoSourceValue::getConstantPool(), 0);
5225 else if (MVT::getSizeInBits(DestTy) > MVT::getSizeInBits(MVT::f32))
5226 // FIXME: Avoid the extend by construction the right constantpool?
5227 FudgeInReg = DAG.getExtLoad(ISD::EXTLOAD, DestTy, DAG.getEntryNode(),
5229 PseudoSourceValue::getConstantPool(), 0,
5232 assert(0 && "Unexpected conversion");
5234 MVT::ValueType SCVT = SignedConv.getValueType();
5235 if (SCVT != DestTy) {
5236 // Destination type needs to be expanded as well. The FADD now we are
5237 // constructing will be expanded into a libcall.
5238 if (MVT::getSizeInBits(SCVT) != MVT::getSizeInBits(DestTy)) {
5239 assert(SCVT == MVT::i32 && DestTy == MVT::f64);
5240 SignedConv = DAG.getNode(ISD::BUILD_PAIR, MVT::i64,
5241 SignedConv, SignedConv.getValue(1));
5243 SignedConv = DAG.getNode(ISD::BIT_CONVERT, DestTy, SignedConv);
5245 return DAG.getNode(ISD::FADD, DestTy, SignedConv, FudgeInReg);
5248 // Check to see if the target has a custom way to lower this. If so, use it.
5249 switch (TLI.getOperationAction(ISD::SINT_TO_FP, Source.getValueType())) {
5250 default: assert(0 && "This action not implemented for this operation!");
5251 case TargetLowering::Legal:
5252 case TargetLowering::Expand:
5253 break; // This case is handled below.
5254 case TargetLowering::Custom: {
5255 SDOperand NV = TLI.LowerOperation(DAG.getNode(ISD::SINT_TO_FP, DestTy,
5258 return LegalizeOp(NV);
5259 break; // The target decided this was legal after all
5263 // Expand the source, then glue it back together for the call. We must expand
5264 // the source in case it is shared (this pass of legalize must traverse it).
5265 SDOperand SrcLo, SrcHi;
5266 ExpandOp(Source, SrcLo, SrcHi);
5267 Source = DAG.getNode(ISD::BUILD_PAIR, Source.getValueType(), SrcLo, SrcHi);
5270 if (DestTy == MVT::f32)
5271 LC = RTLIB::SINTTOFP_I64_F32;
5273 assert(DestTy == MVT::f64 && "Unknown fp value type!");
5274 LC = RTLIB::SINTTOFP_I64_F64;
5277 assert(TLI.getLibcallName(LC) && "Don't know how to expand this SINT_TO_FP!");
5278 Source = DAG.getNode(ISD::SINT_TO_FP, DestTy, Source);
5279 SDOperand UnusedHiPart;
5280 return ExpandLibCall(TLI.getLibcallName(LC), Source.Val, isSigned,
5284 /// ExpandLegalINT_TO_FP - This function is responsible for legalizing a
5285 /// INT_TO_FP operation of the specified operand when the target requests that
5286 /// we expand it. At this point, we know that the result and operand types are
5287 /// legal for the target.
5288 SDOperand SelectionDAGLegalize::ExpandLegalINT_TO_FP(bool isSigned,
5290 MVT::ValueType DestVT) {
5291 if (Op0.getValueType() == MVT::i32) {
5292 // simple 32-bit [signed|unsigned] integer to float/double expansion
5294 // Get the stack frame index of a 8 byte buffer.
5295 SDOperand StackSlot = DAG.CreateStackTemporary(MVT::f64);
5297 // word offset constant for Hi/Lo address computation
5298 SDOperand WordOff = DAG.getConstant(sizeof(int), TLI.getPointerTy());
5299 // set up Hi and Lo (into buffer) address based on endian
5300 SDOperand Hi = StackSlot;
5301 SDOperand Lo = DAG.getNode(ISD::ADD, TLI.getPointerTy(), StackSlot,WordOff);
5302 if (TLI.isLittleEndian())
5305 // if signed map to unsigned space
5306 SDOperand Op0Mapped;
5308 // constant used to invert sign bit (signed to unsigned mapping)
5309 SDOperand SignBit = DAG.getConstant(0x80000000u, MVT::i32);
5310 Op0Mapped = DAG.getNode(ISD::XOR, MVT::i32, Op0, SignBit);
5314 // store the lo of the constructed double - based on integer input
5315 SDOperand Store1 = DAG.getStore(DAG.getEntryNode(),
5316 Op0Mapped, Lo, NULL, 0);
5317 // initial hi portion of constructed double
5318 SDOperand InitialHi = DAG.getConstant(0x43300000u, MVT::i32);
5319 // store the hi of the constructed double - biased exponent
5320 SDOperand Store2=DAG.getStore(Store1, InitialHi, Hi, NULL, 0);
5321 // load the constructed double
5322 SDOperand Load = DAG.getLoad(MVT::f64, Store2, StackSlot, NULL, 0);
5323 // FP constant to bias correct the final result
5324 SDOperand Bias = DAG.getConstantFP(isSigned ?
5325 BitsToDouble(0x4330000080000000ULL)
5326 : BitsToDouble(0x4330000000000000ULL),
5328 // subtract the bias
5329 SDOperand Sub = DAG.getNode(ISD::FSUB, MVT::f64, Load, Bias);
5332 // handle final rounding
5333 if (DestVT == MVT::f64) {
5336 } else if (MVT::getSizeInBits(DestVT) < MVT::getSizeInBits(MVT::f64)) {
5337 Result = DAG.getNode(ISD::FP_ROUND, DestVT, Sub,
5338 DAG.getIntPtrConstant(0));
5339 } else if (MVT::getSizeInBits(DestVT) > MVT::getSizeInBits(MVT::f64)) {
5340 Result = DAG.getNode(ISD::FP_EXTEND, DestVT, Sub);
5344 assert(!isSigned && "Legalize cannot Expand SINT_TO_FP for i64 yet");
5345 SDOperand Tmp1 = DAG.getNode(ISD::SINT_TO_FP, DestVT, Op0);
5347 SDOperand SignSet = DAG.getSetCC(TLI.getSetCCResultTy(), Op0,
5348 DAG.getConstant(0, Op0.getValueType()),
5350 SDOperand Zero = DAG.getIntPtrConstant(0), Four = DAG.getIntPtrConstant(4);
5351 SDOperand CstOffset = DAG.getNode(ISD::SELECT, Zero.getValueType(),
5352 SignSet, Four, Zero);
5354 // If the sign bit of the integer is set, the large number will be treated
5355 // as a negative number. To counteract this, the dynamic code adds an
5356 // offset depending on the data type.
5358 switch (Op0.getValueType()) {
5359 default: assert(0 && "Unsupported integer type!");
5360 case MVT::i8 : FF = 0x43800000ULL; break; // 2^8 (as a float)
5361 case MVT::i16: FF = 0x47800000ULL; break; // 2^16 (as a float)
5362 case MVT::i32: FF = 0x4F800000ULL; break; // 2^32 (as a float)
5363 case MVT::i64: FF = 0x5F800000ULL; break; // 2^64 (as a float)
5365 if (TLI.isLittleEndian()) FF <<= 32;
5366 static Constant *FudgeFactor = ConstantInt::get(Type::Int64Ty, FF);
5368 SDOperand CPIdx = DAG.getConstantPool(FudgeFactor, TLI.getPointerTy());
5369 CPIdx = DAG.getNode(ISD::ADD, TLI.getPointerTy(), CPIdx, CstOffset);
5370 SDOperand FudgeInReg;
5371 if (DestVT == MVT::f32)
5372 FudgeInReg = DAG.getLoad(MVT::f32, DAG.getEntryNode(), CPIdx,
5373 PseudoSourceValue::getConstantPool(), 0);
5376 LegalizeOp(DAG.getExtLoad(ISD::EXTLOAD, DestVT,
5377 DAG.getEntryNode(), CPIdx,
5378 PseudoSourceValue::getConstantPool(), 0,
5382 return DAG.getNode(ISD::FADD, DestVT, Tmp1, FudgeInReg);
5385 /// PromoteLegalINT_TO_FP - This function is responsible for legalizing a
5386 /// *INT_TO_FP operation of the specified operand when the target requests that
5387 /// we promote it. At this point, we know that the result and operand types are
5388 /// legal for the target, and that there is a legal UINT_TO_FP or SINT_TO_FP
5389 /// operation that takes a larger input.
5390 SDOperand SelectionDAGLegalize::PromoteLegalINT_TO_FP(SDOperand LegalOp,
5391 MVT::ValueType DestVT,
5393 // First step, figure out the appropriate *INT_TO_FP operation to use.
5394 MVT::ValueType NewInTy = LegalOp.getValueType();
5396 unsigned OpToUse = 0;
5398 // Scan for the appropriate larger type to use.
5400 NewInTy = (MVT::ValueType)(NewInTy+1);
5401 assert(MVT::isInteger(NewInTy) && "Ran out of possibilities!");
5403 // If the target supports SINT_TO_FP of this type, use it.
5404 switch (TLI.getOperationAction(ISD::SINT_TO_FP, NewInTy)) {
5406 case TargetLowering::Legal:
5407 if (!TLI.isTypeLegal(NewInTy))
5408 break; // Can't use this datatype.
5410 case TargetLowering::Custom:
5411 OpToUse = ISD::SINT_TO_FP;
5415 if (isSigned) continue;
5417 // If the target supports UINT_TO_FP of this type, use it.
5418 switch (TLI.getOperationAction(ISD::UINT_TO_FP, NewInTy)) {
5420 case TargetLowering::Legal:
5421 if (!TLI.isTypeLegal(NewInTy))
5422 break; // Can't use this datatype.
5424 case TargetLowering::Custom:
5425 OpToUse = ISD::UINT_TO_FP;
5430 // Otherwise, try a larger type.
5433 // Okay, we found the operation and type to use. Zero extend our input to the
5434 // desired type then run the operation on it.
5435 return DAG.getNode(OpToUse, DestVT,
5436 DAG.getNode(isSigned ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND,
5440 /// PromoteLegalFP_TO_INT - This function is responsible for legalizing a
5441 /// FP_TO_*INT operation of the specified operand when the target requests that
5442 /// we promote it. At this point, we know that the result and operand types are
5443 /// legal for the target, and that there is a legal FP_TO_UINT or FP_TO_SINT
5444 /// operation that returns a larger result.
5445 SDOperand SelectionDAGLegalize::PromoteLegalFP_TO_INT(SDOperand LegalOp,
5446 MVT::ValueType DestVT,
5448 // First step, figure out the appropriate FP_TO*INT operation to use.
5449 MVT::ValueType NewOutTy = DestVT;
5451 unsigned OpToUse = 0;
5453 // Scan for the appropriate larger type to use.
5455 NewOutTy = (MVT::ValueType)(NewOutTy+1);
5456 assert(MVT::isInteger(NewOutTy) && "Ran out of possibilities!");
5458 // If the target supports FP_TO_SINT returning this type, use it.
5459 switch (TLI.getOperationAction(ISD::FP_TO_SINT, NewOutTy)) {
5461 case TargetLowering::Legal:
5462 if (!TLI.isTypeLegal(NewOutTy))
5463 break; // Can't use this datatype.
5465 case TargetLowering::Custom:
5466 OpToUse = ISD::FP_TO_SINT;
5471 // If the target supports FP_TO_UINT of this type, use it.
5472 switch (TLI.getOperationAction(ISD::FP_TO_UINT, NewOutTy)) {
5474 case TargetLowering::Legal:
5475 if (!TLI.isTypeLegal(NewOutTy))
5476 break; // Can't use this datatype.
5478 case TargetLowering::Custom:
5479 OpToUse = ISD::FP_TO_UINT;
5484 // Otherwise, try a larger type.
5488 // Okay, we found the operation and type to use.
5489 SDOperand Operation = DAG.getNode(OpToUse, NewOutTy, LegalOp);
5491 // If the operation produces an invalid type, it must be custom lowered. Use
5492 // the target lowering hooks to expand it. Just keep the low part of the
5493 // expanded operation, we know that we're truncating anyway.
5494 if (getTypeAction(NewOutTy) == Expand) {
5495 Operation = SDOperand(TLI.ExpandOperationResult(Operation.Val, DAG), 0);
5496 assert(Operation.Val && "Didn't return anything");
5499 // Truncate the result of the extended FP_TO_*INT operation to the desired
5501 return DAG.getNode(ISD::TRUNCATE, DestVT, Operation);
5504 /// ExpandBSWAP - Open code the operations for BSWAP of the specified operation.
5506 SDOperand SelectionDAGLegalize::ExpandBSWAP(SDOperand Op) {
5507 MVT::ValueType VT = Op.getValueType();
5508 MVT::ValueType SHVT = TLI.getShiftAmountTy();
5509 SDOperand Tmp1, Tmp2, Tmp3, Tmp4, Tmp5, Tmp6, Tmp7, Tmp8;
5511 default: assert(0 && "Unhandled Expand type in BSWAP!"); abort();
5513 Tmp2 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(8, SHVT));
5514 Tmp1 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(8, SHVT));
5515 return DAG.getNode(ISD::OR, VT, Tmp1, Tmp2);
5517 Tmp4 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(24, SHVT));
5518 Tmp3 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(8, SHVT));
5519 Tmp2 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(8, SHVT));
5520 Tmp1 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(24, SHVT));
5521 Tmp3 = DAG.getNode(ISD::AND, VT, Tmp3, DAG.getConstant(0xFF0000, VT));
5522 Tmp2 = DAG.getNode(ISD::AND, VT, Tmp2, DAG.getConstant(0xFF00, VT));
5523 Tmp4 = DAG.getNode(ISD::OR, VT, Tmp4, Tmp3);
5524 Tmp2 = DAG.getNode(ISD::OR, VT, Tmp2, Tmp1);
5525 return DAG.getNode(ISD::OR, VT, Tmp4, Tmp2);
5527 Tmp8 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(56, SHVT));
5528 Tmp7 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(40, SHVT));
5529 Tmp6 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(24, SHVT));
5530 Tmp5 = DAG.getNode(ISD::SHL, VT, Op, DAG.getConstant(8, SHVT));
5531 Tmp4 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(8, SHVT));
5532 Tmp3 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(24, SHVT));
5533 Tmp2 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(40, SHVT));
5534 Tmp1 = DAG.getNode(ISD::SRL, VT, Op, DAG.getConstant(56, SHVT));
5535 Tmp7 = DAG.getNode(ISD::AND, VT, Tmp7, DAG.getConstant(255ULL<<48, VT));
5536 Tmp6 = DAG.getNode(ISD::AND, VT, Tmp6, DAG.getConstant(255ULL<<40, VT));
5537 Tmp5 = DAG.getNode(ISD::AND, VT, Tmp5, DAG.getConstant(255ULL<<32, VT));
5538 Tmp4 = DAG.getNode(ISD::AND, VT, Tmp4, DAG.getConstant(255ULL<<24, VT));
5539 Tmp3 = DAG.getNode(ISD::AND, VT, Tmp3, DAG.getConstant(255ULL<<16, VT));
5540 Tmp2 = DAG.getNode(ISD::AND, VT, Tmp2, DAG.getConstant(255ULL<<8 , VT));
5541 Tmp8 = DAG.getNode(ISD::OR, VT, Tmp8, Tmp7);
5542 Tmp6 = DAG.getNode(ISD::OR, VT, Tmp6, Tmp5);
5543 Tmp4 = DAG.getNode(ISD::OR, VT, Tmp4, Tmp3);
5544 Tmp2 = DAG.getNode(ISD::OR, VT, Tmp2, Tmp1);
5545 Tmp8 = DAG.getNode(ISD::OR, VT, Tmp8, Tmp6);
5546 Tmp4 = DAG.getNode(ISD::OR, VT, Tmp4, Tmp2);
5547 return DAG.getNode(ISD::OR, VT, Tmp8, Tmp4);
5551 /// ExpandBitCount - Expand the specified bitcount instruction into operations.
5553 SDOperand SelectionDAGLegalize::ExpandBitCount(unsigned Opc, SDOperand Op) {
5555 default: assert(0 && "Cannot expand this yet!");
5557 static const uint64_t mask[6] = {
5558 0x5555555555555555ULL, 0x3333333333333333ULL,
5559 0x0F0F0F0F0F0F0F0FULL, 0x00FF00FF00FF00FFULL,
5560 0x0000FFFF0000FFFFULL, 0x00000000FFFFFFFFULL
5562 MVT::ValueType VT = Op.getValueType();
5563 MVT::ValueType ShVT = TLI.getShiftAmountTy();
5564 unsigned len = MVT::getSizeInBits(VT);
5565 for (unsigned i = 0; (1U << i) <= (len / 2); ++i) {
5566 //x = (x & mask[i][len/8]) + (x >> (1 << i) & mask[i][len/8])
5567 SDOperand Tmp2 = DAG.getConstant(mask[i], VT);
5568 SDOperand Tmp3 = DAG.getConstant(1ULL << i, ShVT);
5569 Op = DAG.getNode(ISD::ADD, VT, DAG.getNode(ISD::AND, VT, Op, Tmp2),
5570 DAG.getNode(ISD::AND, VT,
5571 DAG.getNode(ISD::SRL, VT, Op, Tmp3),Tmp2));
5576 // for now, we do this:
5577 // x = x | (x >> 1);
5578 // x = x | (x >> 2);
5580 // x = x | (x >>16);
5581 // x = x | (x >>32); // for 64-bit input
5582 // return popcount(~x);
5584 // but see also: http://www.hackersdelight.org/HDcode/nlz.cc
5585 MVT::ValueType VT = Op.getValueType();
5586 MVT::ValueType ShVT = TLI.getShiftAmountTy();
5587 unsigned len = MVT::getSizeInBits(VT);
5588 for (unsigned i = 0; (1U << i) <= (len / 2); ++i) {
5589 SDOperand Tmp3 = DAG.getConstant(1ULL << i, ShVT);
5590 Op = DAG.getNode(ISD::OR, VT, Op, DAG.getNode(ISD::SRL, VT, Op, Tmp3));
5592 Op = DAG.getNode(ISD::XOR, VT, Op, DAG.getConstant(~0ULL, VT));
5593 return DAG.getNode(ISD::CTPOP, VT, Op);
5596 // for now, we use: { return popcount(~x & (x - 1)); }
5597 // unless the target has ctlz but not ctpop, in which case we use:
5598 // { return 32 - nlz(~x & (x-1)); }
5599 // see also http://www.hackersdelight.org/HDcode/ntz.cc
5600 MVT::ValueType VT = Op.getValueType();
5601 SDOperand Tmp2 = DAG.getConstant(~0ULL, VT);
5602 SDOperand Tmp3 = DAG.getNode(ISD::AND, VT,
5603 DAG.getNode(ISD::XOR, VT, Op, Tmp2),
5604 DAG.getNode(ISD::SUB, VT, Op, DAG.getConstant(1, VT)));
5605 // If ISD::CTLZ is legal and CTPOP isn't, then do that instead.
5606 if (!TLI.isOperationLegal(ISD::CTPOP, VT) &&
5607 TLI.isOperationLegal(ISD::CTLZ, VT))
5608 return DAG.getNode(ISD::SUB, VT,
5609 DAG.getConstant(MVT::getSizeInBits(VT), VT),
5610 DAG.getNode(ISD::CTLZ, VT, Tmp3));
5611 return DAG.getNode(ISD::CTPOP, VT, Tmp3);
5616 /// ExpandOp - Expand the specified SDOperand into its two component pieces
5617 /// Lo&Hi. Note that the Op MUST be an expanded type. As a result of this, the
5618 /// LegalizeNodes map is filled in for any results that are not expanded, the
5619 /// ExpandedNodes map is filled in for any results that are expanded, and the
5620 /// Lo/Hi values are returned.
5621 void SelectionDAGLegalize::ExpandOp(SDOperand Op, SDOperand &Lo, SDOperand &Hi){
5622 MVT::ValueType VT = Op.getValueType();
5623 MVT::ValueType NVT = TLI.getTypeToTransformTo(VT);
5624 SDNode *Node = Op.Val;
5625 assert(getTypeAction(VT) == Expand && "Not an expanded type!");
5626 assert(((MVT::isInteger(NVT) && NVT < VT) || MVT::isFloatingPoint(VT) ||
5627 MVT::isVector(VT)) &&
5628 "Cannot expand to FP value or to larger int value!");
5630 // See if we already expanded it.
5631 DenseMap<SDOperand, std::pair<SDOperand, SDOperand> >::iterator I
5632 = ExpandedNodes.find(Op);
5633 if (I != ExpandedNodes.end()) {
5634 Lo = I->second.first;
5635 Hi = I->second.second;
5639 switch (Node->getOpcode()) {
5640 case ISD::CopyFromReg:
5641 assert(0 && "CopyFromReg must be legal!");
5642 case ISD::FP_ROUND_INREG:
5643 if (VT == MVT::ppcf128 &&
5644 TLI.getOperationAction(ISD::FP_ROUND_INREG, VT) ==
5645 TargetLowering::Custom) {
5646 SDOperand SrcLo, SrcHi, Src;
5647 ExpandOp(Op.getOperand(0), SrcLo, SrcHi);
5648 Src = DAG.getNode(ISD::BUILD_PAIR, VT, SrcLo, SrcHi);
5649 SDOperand Result = TLI.LowerOperation(
5650 DAG.getNode(ISD::FP_ROUND_INREG, VT, Src, Op.getOperand(1)), DAG);
5651 assert(Result.Val->getOpcode() == ISD::BUILD_PAIR);
5652 Lo = Result.Val->getOperand(0);
5653 Hi = Result.Val->getOperand(1);
5659 cerr << "NODE: "; Node->dump(&DAG); cerr << "\n";
5661 assert(0 && "Do not know how to expand this operator!");
5663 case ISD::EXTRACT_VECTOR_ELT:
5664 assert(VT==MVT::i64 && "Do not know how to expand this operator!");
5665 // ExpandEXTRACT_VECTOR_ELT tolerates invalid result types.
5666 Lo = ExpandEXTRACT_VECTOR_ELT(Op);
5667 return ExpandOp(Lo, Lo, Hi);
5669 NVT = TLI.getTypeToExpandTo(VT);
5670 Lo = DAG.getNode(ISD::UNDEF, NVT);
5671 Hi = DAG.getNode(ISD::UNDEF, NVT);
5673 case ISD::Constant: {
5674 uint64_t Cst = cast<ConstantSDNode>(Node)->getValue();
5675 Lo = DAG.getConstant(Cst, NVT);
5676 Hi = DAG.getConstant(Cst >> MVT::getSizeInBits(NVT), NVT);
5679 case ISD::ConstantFP: {
5680 ConstantFPSDNode *CFP = cast<ConstantFPSDNode>(Node);
5681 if (CFP->getValueType(0) == MVT::ppcf128) {
5682 APInt api = CFP->getValueAPF().convertToAPInt();
5683 Lo = DAG.getConstantFP(APFloat(APInt(64, 1, &api.getRawData()[1])),
5685 Hi = DAG.getConstantFP(APFloat(APInt(64, 1, &api.getRawData()[0])),
5689 Lo = ExpandConstantFP(CFP, false, DAG, TLI);
5690 if (getTypeAction(Lo.getValueType()) == Expand)
5691 ExpandOp(Lo, Lo, Hi);
5694 case ISD::BUILD_PAIR:
5695 // Return the operands.
5696 Lo = Node->getOperand(0);
5697 Hi = Node->getOperand(1);
5700 case ISD::MERGE_VALUES:
5701 if (Node->getNumValues() == 1) {
5702 ExpandOp(Op.getOperand(0), Lo, Hi);
5705 // FIXME: For now only expand i64,chain = MERGE_VALUES (x, y)
5706 assert(Op.ResNo == 0 && Node->getNumValues() == 2 &&
5707 Op.getValue(1).getValueType() == MVT::Other &&
5708 "unhandled MERGE_VALUES");
5709 ExpandOp(Op.getOperand(0), Lo, Hi);
5710 // Remember that we legalized the chain.
5711 AddLegalizedOperand(Op.getValue(1), LegalizeOp(Op.getOperand(1)));
5714 case ISD::SIGN_EXTEND_INREG:
5715 ExpandOp(Node->getOperand(0), Lo, Hi);
5716 // sext_inreg the low part if needed.
5717 Lo = DAG.getNode(ISD::SIGN_EXTEND_INREG, NVT, Lo, Node->getOperand(1));
5719 // The high part gets the sign extension from the lo-part. This handles
5720 // things like sextinreg V:i64 from i8.
5721 Hi = DAG.getNode(ISD::SRA, NVT, Lo,
5722 DAG.getConstant(MVT::getSizeInBits(NVT)-1,
5723 TLI.getShiftAmountTy()));
5727 ExpandOp(Node->getOperand(0), Lo, Hi);
5728 SDOperand TempLo = DAG.getNode(ISD::BSWAP, NVT, Hi);
5729 Hi = DAG.getNode(ISD::BSWAP, NVT, Lo);
5735 ExpandOp(Node->getOperand(0), Lo, Hi);
5736 Lo = DAG.getNode(ISD::ADD, NVT, // ctpop(HL) -> ctpop(H)+ctpop(L)
5737 DAG.getNode(ISD::CTPOP, NVT, Lo),
5738 DAG.getNode(ISD::CTPOP, NVT, Hi));
5739 Hi = DAG.getConstant(0, NVT);
5743 // ctlz (HL) -> ctlz(H) != 32 ? ctlz(H) : (ctlz(L)+32)
5744 ExpandOp(Node->getOperand(0), Lo, Hi);
5745 SDOperand BitsC = DAG.getConstant(MVT::getSizeInBits(NVT), NVT);
5746 SDOperand HLZ = DAG.getNode(ISD::CTLZ, NVT, Hi);
5747 SDOperand TopNotZero = DAG.getSetCC(TLI.getSetCCResultTy(), HLZ, BitsC,
5749 SDOperand LowPart = DAG.getNode(ISD::CTLZ, NVT, Lo);
5750 LowPart = DAG.getNode(ISD::ADD, NVT, LowPart, BitsC);
5752 Lo = DAG.getNode(ISD::SELECT, NVT, TopNotZero, HLZ, LowPart);
5753 Hi = DAG.getConstant(0, NVT);
5758 // cttz (HL) -> cttz(L) != 32 ? cttz(L) : (cttz(H)+32)
5759 ExpandOp(Node->getOperand(0), Lo, Hi);
5760 SDOperand BitsC = DAG.getConstant(MVT::getSizeInBits(NVT), NVT);
5761 SDOperand LTZ = DAG.getNode(ISD::CTTZ, NVT, Lo);
5762 SDOperand BotNotZero = DAG.getSetCC(TLI.getSetCCResultTy(), LTZ, BitsC,
5764 SDOperand HiPart = DAG.getNode(ISD::CTTZ, NVT, Hi);
5765 HiPart = DAG.getNode(ISD::ADD, NVT, HiPart, BitsC);
5767 Lo = DAG.getNode(ISD::SELECT, NVT, BotNotZero, LTZ, HiPart);
5768 Hi = DAG.getConstant(0, NVT);
5773 SDOperand Ch = Node->getOperand(0); // Legalize the chain.
5774 SDOperand Ptr = Node->getOperand(1); // Legalize the pointer.
5775 Lo = DAG.getVAArg(NVT, Ch, Ptr, Node->getOperand(2));
5776 Hi = DAG.getVAArg(NVT, Lo.getValue(1), Ptr, Node->getOperand(2));
5778 // Remember that we legalized the chain.
5779 Hi = LegalizeOp(Hi);
5780 AddLegalizedOperand(Op.getValue(1), Hi.getValue(1));
5781 if (TLI.isBigEndian())
5787 LoadSDNode *LD = cast<LoadSDNode>(Node);
5788 SDOperand Ch = LD->getChain(); // Legalize the chain.
5789 SDOperand Ptr = LD->getBasePtr(); // Legalize the pointer.
5790 ISD::LoadExtType ExtType = LD->getExtensionType();
5791 int SVOffset = LD->getSrcValueOffset();
5792 unsigned Alignment = LD->getAlignment();
5793 bool isVolatile = LD->isVolatile();
5795 if (ExtType == ISD::NON_EXTLOAD) {
5796 Lo = DAG.getLoad(NVT, Ch, Ptr, LD->getSrcValue(), SVOffset,
5797 isVolatile, Alignment);
5798 if (VT == MVT::f32 || VT == MVT::f64) {
5799 // f32->i32 or f64->i64 one to one expansion.
5800 // Remember that we legalized the chain.
5801 AddLegalizedOperand(SDOperand(Node, 1), LegalizeOp(Lo.getValue(1)));
5802 // Recursively expand the new load.
5803 if (getTypeAction(NVT) == Expand)
5804 ExpandOp(Lo, Lo, Hi);
5808 // Increment the pointer to the other half.
5809 unsigned IncrementSize = MVT::getSizeInBits(Lo.getValueType())/8;
5810 Ptr = DAG.getNode(ISD::ADD, Ptr.getValueType(), Ptr,
5811 DAG.getIntPtrConstant(IncrementSize));
5812 SVOffset += IncrementSize;
5813 Alignment = MinAlign(Alignment, IncrementSize);
5814 Hi = DAG.getLoad(NVT, Ch, Ptr, LD->getSrcValue(), SVOffset,
5815 isVolatile, Alignment);
5817 // Build a factor node to remember that this load is independent of the
5819 SDOperand TF = DAG.getNode(ISD::TokenFactor, MVT::Other, Lo.getValue(1),
5822 // Remember that we legalized the chain.
5823 AddLegalizedOperand(Op.getValue(1), LegalizeOp(TF));
5824 if (TLI.isBigEndian())
5827 MVT::ValueType EVT = LD->getMemoryVT();
5829 if ((VT == MVT::f64 && EVT == MVT::f32) ||
5830 (VT == MVT::ppcf128 && (EVT==MVT::f64 || EVT==MVT::f32))) {
5831 // f64 = EXTLOAD f32 should expand to LOAD, FP_EXTEND
5832 SDOperand Load = DAG.getLoad(EVT, Ch, Ptr, LD->getSrcValue(),
5833 SVOffset, isVolatile, Alignment);
5834 // Remember that we legalized the chain.
5835 AddLegalizedOperand(SDOperand(Node, 1), LegalizeOp(Load.getValue(1)));
5836 ExpandOp(DAG.getNode(ISD::FP_EXTEND, VT, Load), Lo, Hi);
5841 Lo = DAG.getLoad(NVT, Ch, Ptr, LD->getSrcValue(),
5842 SVOffset, isVolatile, Alignment);
5844 Lo = DAG.getExtLoad(ExtType, NVT, Ch, Ptr, LD->getSrcValue(),
5845 SVOffset, EVT, isVolatile,
5848 // Remember that we legalized the chain.
5849 AddLegalizedOperand(SDOperand(Node, 1), LegalizeOp(Lo.getValue(1)));
5851 if (ExtType == ISD::SEXTLOAD) {
5852 // The high part is obtained by SRA'ing all but one of the bits of the
5854 unsigned LoSize = MVT::getSizeInBits(Lo.getValueType());
5855 Hi = DAG.getNode(ISD::SRA, NVT, Lo,
5856 DAG.getConstant(LoSize-1, TLI.getShiftAmountTy()));
5857 } else if (ExtType == ISD::ZEXTLOAD) {
5858 // The high part is just a zero.
5859 Hi = DAG.getConstant(0, NVT);
5860 } else /* if (ExtType == ISD::EXTLOAD) */ {
5861 // The high part is undefined.
5862 Hi = DAG.getNode(ISD::UNDEF, NVT);
5869 case ISD::XOR: { // Simple logical operators -> two trivial pieces.
5870 SDOperand LL, LH, RL, RH;
5871 ExpandOp(Node->getOperand(0), LL, LH);
5872 ExpandOp(Node->getOperand(1), RL, RH);
5873 Lo = DAG.getNode(Node->getOpcode(), NVT, LL, RL);
5874 Hi = DAG.getNode(Node->getOpcode(), NVT, LH, RH);
5878 SDOperand LL, LH, RL, RH;
5879 ExpandOp(Node->getOperand(1), LL, LH);
5880 ExpandOp(Node->getOperand(2), RL, RH);
5881 if (getTypeAction(NVT) == Expand)
5882 NVT = TLI.getTypeToExpandTo(NVT);
5883 Lo = DAG.getNode(ISD::SELECT, NVT, Node->getOperand(0), LL, RL);
5885 Hi = DAG.getNode(ISD::SELECT, NVT, Node->getOperand(0), LH, RH);
5888 case ISD::SELECT_CC: {
5889 SDOperand TL, TH, FL, FH;
5890 ExpandOp(Node->getOperand(2), TL, TH);
5891 ExpandOp(Node->getOperand(3), FL, FH);
5892 if (getTypeAction(NVT) == Expand)
5893 NVT = TLI.getTypeToExpandTo(NVT);
5894 Lo = DAG.getNode(ISD::SELECT_CC, NVT, Node->getOperand(0),
5895 Node->getOperand(1), TL, FL, Node->getOperand(4));
5897 Hi = DAG.getNode(ISD::SELECT_CC, NVT, Node->getOperand(0),
5898 Node->getOperand(1), TH, FH, Node->getOperand(4));
5901 case ISD::ANY_EXTEND:
5902 // The low part is any extension of the input (which degenerates to a copy).
5903 Lo = DAG.getNode(ISD::ANY_EXTEND, NVT, Node->getOperand(0));
5904 // The high part is undefined.
5905 Hi = DAG.getNode(ISD::UNDEF, NVT);
5907 case ISD::SIGN_EXTEND: {
5908 // The low part is just a sign extension of the input (which degenerates to
5910 Lo = DAG.getNode(ISD::SIGN_EXTEND, NVT, Node->getOperand(0));
5912 // The high part is obtained by SRA'ing all but one of the bits of the lo
5914 unsigned LoSize = MVT::getSizeInBits(Lo.getValueType());
5915 Hi = DAG.getNode(ISD::SRA, NVT, Lo,
5916 DAG.getConstant(LoSize-1, TLI.getShiftAmountTy()));
5919 case ISD::ZERO_EXTEND:
5920 // The low part is just a zero extension of the input (which degenerates to
5922 Lo = DAG.getNode(ISD::ZERO_EXTEND, NVT, Node->getOperand(0));
5924 // The high part is just a zero.
5925 Hi = DAG.getConstant(0, NVT);
5928 case ISD::TRUNCATE: {
5929 // The input value must be larger than this value. Expand *it*.
5931 ExpandOp(Node->getOperand(0), NewLo, Hi);
5933 // The low part is now either the right size, or it is closer. If not the
5934 // right size, make an illegal truncate so we recursively expand it.
5935 if (NewLo.getValueType() != Node->getValueType(0))
5936 NewLo = DAG.getNode(ISD::TRUNCATE, Node->getValueType(0), NewLo);
5937 ExpandOp(NewLo, Lo, Hi);
5941 case ISD::BIT_CONVERT: {
5943 if (TLI.getOperationAction(ISD::BIT_CONVERT, VT) == TargetLowering::Custom){
5944 // If the target wants to, allow it to lower this itself.
5945 switch (getTypeAction(Node->getOperand(0).getValueType())) {
5946 case Expand: assert(0 && "cannot expand FP!");
5947 case Legal: Tmp = LegalizeOp(Node->getOperand(0)); break;
5948 case Promote: Tmp = PromoteOp (Node->getOperand(0)); break;
5950 Tmp = TLI.LowerOperation(DAG.getNode(ISD::BIT_CONVERT, VT, Tmp), DAG);
5953 // f32 / f64 must be expanded to i32 / i64.
5954 if (VT == MVT::f32 || VT == MVT::f64) {
5955 Lo = DAG.getNode(ISD::BIT_CONVERT, NVT, Node->getOperand(0));
5956 if (getTypeAction(NVT) == Expand)
5957 ExpandOp(Lo, Lo, Hi);
5961 // If source operand will be expanded to the same type as VT, i.e.
5962 // i64 <- f64, i32 <- f32, expand the source operand instead.
5963 MVT::ValueType VT0 = Node->getOperand(0).getValueType();
5964 if (getTypeAction(VT0) == Expand && TLI.getTypeToTransformTo(VT0) == VT) {
5965 ExpandOp(Node->getOperand(0), Lo, Hi);
5969 // Turn this into a load/store pair by default.
5971 Tmp = EmitStackConvert(Node->getOperand(0), VT, VT);
5973 ExpandOp(Tmp, Lo, Hi);
5977 case ISD::READCYCLECOUNTER: {
5978 assert(TLI.getOperationAction(ISD::READCYCLECOUNTER, VT) ==
5979 TargetLowering::Custom &&
5980 "Must custom expand ReadCycleCounter");
5981 SDOperand Tmp = TLI.LowerOperation(Op, DAG);
5982 assert(Tmp.Val && "Node must be custom expanded!");
5983 ExpandOp(Tmp.getValue(0), Lo, Hi);
5984 AddLegalizedOperand(SDOperand(Node, 1), // Remember we legalized the chain.
5985 LegalizeOp(Tmp.getValue(1)));
5989 // These operators cannot be expanded directly, emit them as calls to
5990 // library functions.
5991 case ISD::FP_TO_SINT: {
5992 if (TLI.getOperationAction(ISD::FP_TO_SINT, VT) == TargetLowering::Custom) {
5994 switch (getTypeAction(Node->getOperand(0).getValueType())) {
5995 case Expand: assert(0 && "cannot expand FP!");
5996 case Legal: Op = LegalizeOp(Node->getOperand(0)); break;
5997 case Promote: Op = PromoteOp (Node->getOperand(0)); break;
6000 Op = TLI.LowerOperation(DAG.getNode(ISD::FP_TO_SINT, VT, Op), DAG);
6002 // Now that the custom expander is done, expand the result, which is still
6005 ExpandOp(Op, Lo, Hi);
6010 RTLIB::Libcall LC = RTLIB::UNKNOWN_LIBCALL;
6011 if (Node->getOperand(0).getValueType() == MVT::f32)
6012 LC = RTLIB::FPTOSINT_F32_I64;
6013 else if (Node->getOperand(0).getValueType() == MVT::f64)
6014 LC = RTLIB::FPTOSINT_F64_I64;
6015 else if (Node->getOperand(0).getValueType() == MVT::f80)
6016 LC = RTLIB::FPTOSINT_F80_I64;
6017 else if (Node->getOperand(0).getValueType() == MVT::ppcf128)
6018 LC = RTLIB::FPTOSINT_PPCF128_I64;
6019 Lo = ExpandLibCall(TLI.getLibcallName(LC), Node,
6020 false/*sign irrelevant*/, Hi);
6024 case ISD::FP_TO_UINT: {
6025 if (TLI.getOperationAction(ISD::FP_TO_UINT, VT) == TargetLowering::Custom) {
6027 switch (getTypeAction(Node->getOperand(0).getValueType())) {
6028 case Expand: assert(0 && "cannot expand FP!");
6029 case Legal: Op = LegalizeOp(Node->getOperand(0)); break;
6030 case Promote: Op = PromoteOp (Node->getOperand(0)); break;
6033 Op = TLI.LowerOperation(DAG.getNode(ISD::FP_TO_UINT, VT, Op), DAG);
6035 // Now that the custom expander is done, expand the result.
6037 ExpandOp(Op, Lo, Hi);
6042 RTLIB::Libcall LC = RTLIB::UNKNOWN_LIBCALL;
6043 if (Node->getOperand(0).getValueType() == MVT::f32)
6044 LC = RTLIB::FPTOUINT_F32_I64;
6045 else if (Node->getOperand(0).getValueType() == MVT::f64)
6046 LC = RTLIB::FPTOUINT_F64_I64;
6047 else if (Node->getOperand(0).getValueType() == MVT::f80)
6048 LC = RTLIB::FPTOUINT_F80_I64;
6049 else if (Node->getOperand(0).getValueType() == MVT::ppcf128)
6050 LC = RTLIB::FPTOUINT_PPCF128_I64;
6051 Lo = ExpandLibCall(TLI.getLibcallName(LC), Node,
6052 false/*sign irrelevant*/, Hi);
6057 // If the target wants custom lowering, do so.
6058 SDOperand ShiftAmt = LegalizeOp(Node->getOperand(1));
6059 if (TLI.getOperationAction(ISD::SHL, VT) == TargetLowering::Custom) {
6060 SDOperand Op = DAG.getNode(ISD::SHL, VT, Node->getOperand(0), ShiftAmt);
6061 Op = TLI.LowerOperation(Op, DAG);
6063 // Now that the custom expander is done, expand the result, which is
6065 ExpandOp(Op, Lo, Hi);
6070 // If ADDC/ADDE are supported and if the shift amount is a constant 1, emit
6071 // this X << 1 as X+X.
6072 if (ConstantSDNode *ShAmt = dyn_cast<ConstantSDNode>(ShiftAmt)) {
6073 if (ShAmt->getValue() == 1 && TLI.isOperationLegal(ISD::ADDC, NVT) &&
6074 TLI.isOperationLegal(ISD::ADDE, NVT)) {
6075 SDOperand LoOps[2], HiOps[3];
6076 ExpandOp(Node->getOperand(0), LoOps[0], HiOps[0]);
6077 SDVTList VTList = DAG.getVTList(LoOps[0].getValueType(), MVT::Flag);
6078 LoOps[1] = LoOps[0];
6079 Lo = DAG.getNode(ISD::ADDC, VTList, LoOps, 2);
6081 HiOps[1] = HiOps[0];
6082 HiOps[2] = Lo.getValue(1);
6083 Hi = DAG.getNode(ISD::ADDE, VTList, HiOps, 3);
6088 // If we can emit an efficient shift operation, do so now.
6089 if (ExpandShift(ISD::SHL, Node->getOperand(0), ShiftAmt, Lo, Hi))
6092 // If this target supports SHL_PARTS, use it.
6093 TargetLowering::LegalizeAction Action =
6094 TLI.getOperationAction(ISD::SHL_PARTS, NVT);
6095 if ((Action == TargetLowering::Legal && TLI.isTypeLegal(NVT)) ||
6096 Action == TargetLowering::Custom) {
6097 ExpandShiftParts(ISD::SHL_PARTS, Node->getOperand(0), ShiftAmt, Lo, Hi);
6101 // Otherwise, emit a libcall.
6102 Lo = ExpandLibCall(TLI.getLibcallName(RTLIB::SHL_I64), Node,
6103 false/*left shift=unsigned*/, Hi);
6108 // If the target wants custom lowering, do so.
6109 SDOperand ShiftAmt = LegalizeOp(Node->getOperand(1));
6110 if (TLI.getOperationAction(ISD::SRA, VT) == TargetLowering::Custom) {
6111 SDOperand Op = DAG.getNode(ISD::SRA, VT, Node->getOperand(0), ShiftAmt);
6112 Op = TLI.LowerOperation(Op, DAG);
6114 // Now that the custom expander is done, expand the result, which is
6116 ExpandOp(Op, Lo, Hi);
6121 // If we can emit an efficient shift operation, do so now.
6122 if (ExpandShift(ISD::SRA, Node->getOperand(0), ShiftAmt, Lo, Hi))
6125 // If this target supports SRA_PARTS, use it.
6126 TargetLowering::LegalizeAction Action =
6127 TLI.getOperationAction(ISD::SRA_PARTS, NVT);
6128 if ((Action == TargetLowering::Legal && TLI.isTypeLegal(NVT)) ||
6129 Action == TargetLowering::Custom) {
6130 ExpandShiftParts(ISD::SRA_PARTS, Node->getOperand(0), ShiftAmt, Lo, Hi);
6134 // Otherwise, emit a libcall.
6135 Lo = ExpandLibCall(TLI.getLibcallName(RTLIB::SRA_I64), Node,
6136 true/*ashr is signed*/, Hi);
6141 // If the target wants custom lowering, do so.
6142 SDOperand ShiftAmt = LegalizeOp(Node->getOperand(1));
6143 if (TLI.getOperationAction(ISD::SRL, VT) == TargetLowering::Custom) {
6144 SDOperand Op = DAG.getNode(ISD::SRL, VT, Node->getOperand(0), ShiftAmt);
6145 Op = TLI.LowerOperation(Op, DAG);
6147 // Now that the custom expander is done, expand the result, which is
6149 ExpandOp(Op, Lo, Hi);
6154 // If we can emit an efficient shift operation, do so now.
6155 if (ExpandShift(ISD::SRL, Node->getOperand(0), ShiftAmt, Lo, Hi))
6158 // If this target supports SRL_PARTS, use it.
6159 TargetLowering::LegalizeAction Action =
6160 TLI.getOperationAction(ISD::SRL_PARTS, NVT);
6161 if ((Action == TargetLowering::Legal && TLI.isTypeLegal(NVT)) ||
6162 Action == TargetLowering::Custom) {
6163 ExpandShiftParts(ISD::SRL_PARTS, Node->getOperand(0), ShiftAmt, Lo, Hi);
6167 // Otherwise, emit a libcall.
6168 Lo = ExpandLibCall(TLI.getLibcallName(RTLIB::SRL_I64), Node,
6169 false/*lshr is unsigned*/, Hi);
6175 // If the target wants to custom expand this, let them.
6176 if (TLI.getOperationAction(Node->getOpcode(), VT) ==
6177 TargetLowering::Custom) {
6178 Op = TLI.LowerOperation(Op, DAG);
6180 ExpandOp(Op, Lo, Hi);
6185 // Expand the subcomponents.
6186 SDOperand LHSL, LHSH, RHSL, RHSH;
6187 ExpandOp(Node->getOperand(0), LHSL, LHSH);
6188 ExpandOp(Node->getOperand(1), RHSL, RHSH);
6189 SDVTList VTList = DAG.getVTList(LHSL.getValueType(), MVT::Flag);
6190 SDOperand LoOps[2], HiOps[3];
6195 if (Node->getOpcode() == ISD::ADD) {
6196 Lo = DAG.getNode(ISD::ADDC, VTList, LoOps, 2);
6197 HiOps[2] = Lo.getValue(1);
6198 Hi = DAG.getNode(ISD::ADDE, VTList, HiOps, 3);
6200 Lo = DAG.getNode(ISD::SUBC, VTList, LoOps, 2);
6201 HiOps[2] = Lo.getValue(1);
6202 Hi = DAG.getNode(ISD::SUBE, VTList, HiOps, 3);
6209 // Expand the subcomponents.
6210 SDOperand LHSL, LHSH, RHSL, RHSH;
6211 ExpandOp(Node->getOperand(0), LHSL, LHSH);
6212 ExpandOp(Node->getOperand(1), RHSL, RHSH);
6213 SDVTList VTList = DAG.getVTList(LHSL.getValueType(), MVT::Flag);
6214 SDOperand LoOps[2] = { LHSL, RHSL };
6215 SDOperand HiOps[3] = { LHSH, RHSH };
6217 if (Node->getOpcode() == ISD::ADDC) {
6218 Lo = DAG.getNode(ISD::ADDC, VTList, LoOps, 2);
6219 HiOps[2] = Lo.getValue(1);
6220 Hi = DAG.getNode(ISD::ADDE, VTList, HiOps, 3);
6222 Lo = DAG.getNode(ISD::SUBC, VTList, LoOps, 2);
6223 HiOps[2] = Lo.getValue(1);
6224 Hi = DAG.getNode(ISD::SUBE, VTList, HiOps, 3);
6226 // Remember that we legalized the flag.
6227 AddLegalizedOperand(Op.getValue(1), LegalizeOp(Hi.getValue(1)));
6232 // Expand the subcomponents.
6233 SDOperand LHSL, LHSH, RHSL, RHSH;
6234 ExpandOp(Node->getOperand(0), LHSL, LHSH);
6235 ExpandOp(Node->getOperand(1), RHSL, RHSH);
6236 SDVTList VTList = DAG.getVTList(LHSL.getValueType(), MVT::Flag);
6237 SDOperand LoOps[3] = { LHSL, RHSL, Node->getOperand(2) };
6238 SDOperand HiOps[3] = { LHSH, RHSH };
6240 Lo = DAG.getNode(Node->getOpcode(), VTList, LoOps, 3);
6241 HiOps[2] = Lo.getValue(1);
6242 Hi = DAG.getNode(Node->getOpcode(), VTList, HiOps, 3);
6244 // Remember that we legalized the flag.
6245 AddLegalizedOperand(Op.getValue(1), LegalizeOp(Hi.getValue(1)));
6249 // If the target wants to custom expand this, let them.
6250 if (TLI.getOperationAction(ISD::MUL, VT) == TargetLowering::Custom) {
6251 SDOperand New = TLI.LowerOperation(Op, DAG);
6253 ExpandOp(New, Lo, Hi);
6258 bool HasMULHS = TLI.isOperationLegal(ISD::MULHS, NVT);
6259 bool HasMULHU = TLI.isOperationLegal(ISD::MULHU, NVT);
6260 bool HasSMUL_LOHI = TLI.isOperationLegal(ISD::SMUL_LOHI, NVT);
6261 bool HasUMUL_LOHI = TLI.isOperationLegal(ISD::UMUL_LOHI, NVT);
6262 if (HasMULHU || HasMULHS || HasUMUL_LOHI || HasSMUL_LOHI) {
6263 SDOperand LL, LH, RL, RH;
6264 ExpandOp(Node->getOperand(0), LL, LH);
6265 ExpandOp(Node->getOperand(1), RL, RH);
6266 unsigned BitSize = MVT::getSizeInBits(RH.getValueType());
6267 unsigned LHSSB = DAG.ComputeNumSignBits(Op.getOperand(0));
6268 unsigned RHSSB = DAG.ComputeNumSignBits(Op.getOperand(1));
6269 // FIXME: generalize this to handle other bit sizes
6270 if (LHSSB == 32 && RHSSB == 32 &&
6271 DAG.MaskedValueIsZero(Op.getOperand(0), 0xFFFFFFFF00000000ULL) &&
6272 DAG.MaskedValueIsZero(Op.getOperand(1), 0xFFFFFFFF00000000ULL)) {
6273 // The inputs are both zero-extended.
6275 // We can emit a umul_lohi.
6276 Lo = DAG.getNode(ISD::UMUL_LOHI, DAG.getVTList(NVT, NVT), LL, RL);
6277 Hi = SDOperand(Lo.Val, 1);
6281 // We can emit a mulhu+mul.
6282 Lo = DAG.getNode(ISD::MUL, NVT, LL, RL);
6283 Hi = DAG.getNode(ISD::MULHU, NVT, LL, RL);
6287 if (LHSSB > BitSize && RHSSB > BitSize) {
6288 // The input values are both sign-extended.
6290 // We can emit a smul_lohi.
6291 Lo = DAG.getNode(ISD::SMUL_LOHI, DAG.getVTList(NVT, NVT), LL, RL);
6292 Hi = SDOperand(Lo.Val, 1);
6296 // We can emit a mulhs+mul.
6297 Lo = DAG.getNode(ISD::MUL, NVT, LL, RL);
6298 Hi = DAG.getNode(ISD::MULHS, NVT, LL, RL);
6303 // Lo,Hi = umul LHS, RHS.
6304 SDOperand UMulLOHI = DAG.getNode(ISD::UMUL_LOHI,
6305 DAG.getVTList(NVT, NVT), LL, RL);
6307 Hi = UMulLOHI.getValue(1);
6308 RH = DAG.getNode(ISD::MUL, NVT, LL, RH);
6309 LH = DAG.getNode(ISD::MUL, NVT, LH, RL);
6310 Hi = DAG.getNode(ISD::ADD, NVT, Hi, RH);
6311 Hi = DAG.getNode(ISD::ADD, NVT, Hi, LH);
6315 Lo = DAG.getNode(ISD::MUL, NVT, LL, RL);
6316 Hi = DAG.getNode(ISD::MULHU, NVT, LL, RL);
6317 RH = DAG.getNode(ISD::MUL, NVT, LL, RH);
6318 LH = DAG.getNode(ISD::MUL, NVT, LH, RL);
6319 Hi = DAG.getNode(ISD::ADD, NVT, Hi, RH);
6320 Hi = DAG.getNode(ISD::ADD, NVT, Hi, LH);
6325 // If nothing else, we can make a libcall.
6326 Lo = ExpandLibCall(TLI.getLibcallName(RTLIB::MUL_I64), Node,
6327 false/*sign irrelevant*/, Hi);
6331 Lo = ExpandLibCall(TLI.getLibcallName(RTLIB::SDIV_I64), Node, true, Hi);
6334 Lo = ExpandLibCall(TLI.getLibcallName(RTLIB::UDIV_I64), Node, true, Hi);
6337 Lo = ExpandLibCall(TLI.getLibcallName(RTLIB::SREM_I64), Node, true, Hi);
6340 Lo = ExpandLibCall(TLI.getLibcallName(RTLIB::UREM_I64), Node, true, Hi);
6344 Lo = ExpandLibCall(TLI.getLibcallName(GetFPLibCall(VT, RTLIB::ADD_F32,
6347 RTLIB::ADD_PPCF128)),
6351 Lo = ExpandLibCall(TLI.getLibcallName(GetFPLibCall(VT, RTLIB::SUB_F32,
6354 RTLIB::SUB_PPCF128)),
6358 Lo = ExpandLibCall(TLI.getLibcallName(GetFPLibCall(VT, RTLIB::MUL_F32,
6361 RTLIB::MUL_PPCF128)),
6365 Lo = ExpandLibCall(TLI.getLibcallName(GetFPLibCall(VT, RTLIB::DIV_F32,
6368 RTLIB::DIV_PPCF128)),
6371 case ISD::FP_EXTEND:
6372 if (VT == MVT::ppcf128) {
6373 assert(Node->getOperand(0).getValueType()==MVT::f32 ||
6374 Node->getOperand(0).getValueType()==MVT::f64);
6375 const uint64_t zero = 0;
6376 if (Node->getOperand(0).getValueType()==MVT::f32)
6377 Hi = DAG.getNode(ISD::FP_EXTEND, MVT::f64, Node->getOperand(0));
6379 Hi = Node->getOperand(0);
6380 Lo = DAG.getConstantFP(APFloat(APInt(64, 1, &zero)), MVT::f64);
6383 Lo = ExpandLibCall(TLI.getLibcallName(RTLIB::FPEXT_F32_F64), Node, true,Hi);
6386 Lo = ExpandLibCall(TLI.getLibcallName(RTLIB::FPROUND_F64_F32),Node,true,Hi);
6389 Lo = ExpandLibCall(TLI.getLibcallName(GetFPLibCall(VT, RTLIB::POWI_F32,
6392 RTLIB::POWI_PPCF128)),
6398 RTLIB::Libcall LC = RTLIB::UNKNOWN_LIBCALL;
6399 switch(Node->getOpcode()) {
6401 LC = GetFPLibCall(VT, RTLIB::SQRT_F32, RTLIB::SQRT_F64,
6402 RTLIB::SQRT_F80, RTLIB::SQRT_PPCF128);
6405 LC = GetFPLibCall(VT, RTLIB::SIN_F32, RTLIB::SIN_F64,
6406 RTLIB::SIN_F80, RTLIB::SIN_PPCF128);
6409 LC = GetFPLibCall(VT, RTLIB::COS_F32, RTLIB::COS_F64,
6410 RTLIB::COS_F80, RTLIB::COS_PPCF128);
6412 default: assert(0 && "Unreachable!");
6414 Lo = ExpandLibCall(TLI.getLibcallName(LC), Node, false, Hi);
6418 if (VT == MVT::ppcf128) {
6420 ExpandOp(Node->getOperand(0), Lo, Tmp);
6421 Hi = DAG.getNode(ISD::FABS, NVT, Tmp);
6422 // lo = hi==fabs(hi) ? lo : -lo;
6423 Lo = DAG.getNode(ISD::SELECT_CC, NVT, Hi, Tmp,
6424 Lo, DAG.getNode(ISD::FNEG, NVT, Lo),
6425 DAG.getCondCode(ISD::SETEQ));
6428 SDOperand Mask = (VT == MVT::f64)
6429 ? DAG.getConstantFP(BitsToDouble(~(1ULL << 63)), VT)
6430 : DAG.getConstantFP(BitsToFloat(~(1U << 31)), VT);
6431 Mask = DAG.getNode(ISD::BIT_CONVERT, NVT, Mask);
6432 Lo = DAG.getNode(ISD::BIT_CONVERT, NVT, Node->getOperand(0));
6433 Lo = DAG.getNode(ISD::AND, NVT, Lo, Mask);
6434 if (getTypeAction(NVT) == Expand)
6435 ExpandOp(Lo, Lo, Hi);
6439 if (VT == MVT::ppcf128) {
6440 ExpandOp(Node->getOperand(0), Lo, Hi);
6441 Lo = DAG.getNode(ISD::FNEG, MVT::f64, Lo);
6442 Hi = DAG.getNode(ISD::FNEG, MVT::f64, Hi);
6445 SDOperand Mask = (VT == MVT::f64)
6446 ? DAG.getConstantFP(BitsToDouble(1ULL << 63), VT)
6447 : DAG.getConstantFP(BitsToFloat(1U << 31), VT);
6448 Mask = DAG.getNode(ISD::BIT_CONVERT, NVT, Mask);
6449 Lo = DAG.getNode(ISD::BIT_CONVERT, NVT, Node->getOperand(0));
6450 Lo = DAG.getNode(ISD::XOR, NVT, Lo, Mask);
6451 if (getTypeAction(NVT) == Expand)
6452 ExpandOp(Lo, Lo, Hi);
6455 case ISD::FCOPYSIGN: {
6456 Lo = ExpandFCOPYSIGNToBitwiseOps(Node, NVT, DAG, TLI);
6457 if (getTypeAction(NVT) == Expand)
6458 ExpandOp(Lo, Lo, Hi);
6461 case ISD::SINT_TO_FP:
6462 case ISD::UINT_TO_FP: {
6463 bool isSigned = Node->getOpcode() == ISD::SINT_TO_FP;
6464 MVT::ValueType SrcVT = Node->getOperand(0).getValueType();
6465 if (VT == MVT::ppcf128 && SrcVT != MVT::i64) {
6466 static uint64_t zero = 0;
6468 Hi = LegalizeOp(DAG.getNode(ISD::SINT_TO_FP, MVT::f64,
6469 Node->getOperand(0)));
6470 Lo = DAG.getConstantFP(APFloat(APInt(64, 1, &zero)), MVT::f64);
6472 static uint64_t TwoE32[] = { 0x41f0000000000000LL, 0 };
6473 Hi = LegalizeOp(DAG.getNode(ISD::SINT_TO_FP, MVT::f64,
6474 Node->getOperand(0)));
6475 Lo = DAG.getConstantFP(APFloat(APInt(64, 1, &zero)), MVT::f64);
6476 Hi = DAG.getNode(ISD::BUILD_PAIR, VT, Lo, Hi);
6477 // X>=0 ? {(f64)x, 0} : {(f64)x, 0} + 2^32
6478 ExpandOp(DAG.getNode(ISD::SELECT_CC, MVT::ppcf128, Node->getOperand(0),
6479 DAG.getConstant(0, MVT::i32),
6480 DAG.getNode(ISD::FADD, MVT::ppcf128, Hi,
6482 APFloat(APInt(128, 2, TwoE32)),
6485 DAG.getCondCode(ISD::SETLT)),
6490 if (VT == MVT::ppcf128 && SrcVT == MVT::i64 && !isSigned) {
6491 // si64->ppcf128 done by libcall, below
6492 static uint64_t TwoE64[] = { 0x43f0000000000000LL, 0 };
6493 ExpandOp(DAG.getNode(ISD::SINT_TO_FP, MVT::ppcf128, Node->getOperand(0)),
6495 Hi = DAG.getNode(ISD::BUILD_PAIR, VT, Lo, Hi);
6496 // x>=0 ? (ppcf128)(i64)x : (ppcf128)(i64)x + 2^64
6497 ExpandOp(DAG.getNode(ISD::SELECT_CC, MVT::ppcf128, Node->getOperand(0),
6498 DAG.getConstant(0, MVT::i64),
6499 DAG.getNode(ISD::FADD, MVT::ppcf128, Hi,
6501 APFloat(APInt(128, 2, TwoE64)),
6504 DAG.getCondCode(ISD::SETLT)),
6508 RTLIB::Libcall LC = RTLIB::UNKNOWN_LIBCALL;
6509 if (Node->getOperand(0).getValueType() == MVT::i64) {
6511 LC = isSigned ? RTLIB::SINTTOFP_I64_F32 : RTLIB::UINTTOFP_I64_F32;
6512 else if (VT == MVT::f64)
6513 LC = isSigned ? RTLIB::SINTTOFP_I64_F64 : RTLIB::UINTTOFP_I64_F64;
6514 else if (VT == MVT::f80) {
6516 LC = RTLIB::SINTTOFP_I64_F80;
6518 else if (VT == MVT::ppcf128) {
6520 LC = RTLIB::SINTTOFP_I64_PPCF128;
6524 LC = isSigned ? RTLIB::SINTTOFP_I32_F32 : RTLIB::UINTTOFP_I32_F32;
6526 LC = isSigned ? RTLIB::SINTTOFP_I32_F64 : RTLIB::UINTTOFP_I32_F64;
6529 // Promote the operand if needed.
6530 if (getTypeAction(SrcVT) == Promote) {
6531 SDOperand Tmp = PromoteOp(Node->getOperand(0));
6533 ? DAG.getNode(ISD::SIGN_EXTEND_INREG, Tmp.getValueType(), Tmp,
6534 DAG.getValueType(SrcVT))
6535 : DAG.getZeroExtendInReg(Tmp, SrcVT);
6536 Node = DAG.UpdateNodeOperands(Op, Tmp).Val;
6539 const char *LibCall = TLI.getLibcallName(LC);
6541 Lo = ExpandLibCall(TLI.getLibcallName(LC), Node, isSigned, Hi);
6543 Lo = ExpandIntToFP(Node->getOpcode() == ISD::SINT_TO_FP, VT,
6544 Node->getOperand(0));
6545 if (getTypeAction(Lo.getValueType()) == Expand)
6546 ExpandOp(Lo, Lo, Hi);
6552 // Make sure the resultant values have been legalized themselves, unless this
6553 // is a type that requires multi-step expansion.
6554 if (getTypeAction(NVT) != Expand && NVT != MVT::isVoid) {
6555 Lo = LegalizeOp(Lo);
6557 // Don't legalize the high part if it is expanded to a single node.
6558 Hi = LegalizeOp(Hi);
6561 // Remember in a map if the values will be reused later.
6562 bool isNew = ExpandedNodes.insert(std::make_pair(Op, std::make_pair(Lo, Hi)));
6563 assert(isNew && "Value already expanded?!?");
6566 /// SplitVectorOp - Given an operand of vector type, break it down into
6567 /// two smaller values, still of vector type.
6568 void SelectionDAGLegalize::SplitVectorOp(SDOperand Op, SDOperand &Lo,
6570 assert(MVT::isVector(Op.getValueType()) && "Cannot split non-vector type!");
6571 SDNode *Node = Op.Val;
6572 unsigned NumElements = MVT::getVectorNumElements(Op.getValueType());
6573 assert(NumElements > 1 && "Cannot split a single element vector!");
6575 MVT::ValueType NewEltVT = MVT::getVectorElementType(Op.getValueType());
6577 unsigned NewNumElts_Lo = 1 << Log2_32(NumElements-1);
6578 unsigned NewNumElts_Hi = NumElements - NewNumElts_Lo;
6580 MVT::ValueType NewVT_Lo = MVT::getVectorType(NewEltVT, NewNumElts_Lo);
6581 MVT::ValueType NewVT_Hi = MVT::getVectorType(NewEltVT, NewNumElts_Hi);
6583 // See if we already split it.
6584 std::map<SDOperand, std::pair<SDOperand, SDOperand> >::iterator I
6585 = SplitNodes.find(Op);
6586 if (I != SplitNodes.end()) {
6587 Lo = I->second.first;
6588 Hi = I->second.second;
6592 switch (Node->getOpcode()) {
6597 assert(0 && "Unhandled operation in SplitVectorOp!");
6599 Lo = DAG.getNode(ISD::UNDEF, NewVT_Lo);
6600 Hi = DAG.getNode(ISD::UNDEF, NewVT_Hi);
6602 case ISD::BUILD_PAIR:
6603 Lo = Node->getOperand(0);
6604 Hi = Node->getOperand(1);
6606 case ISD::INSERT_VECTOR_ELT: {
6607 SplitVectorOp(Node->getOperand(0), Lo, Hi);
6608 unsigned Index = cast<ConstantSDNode>(Node->getOperand(2))->getValue();
6609 SDOperand ScalarOp = Node->getOperand(1);
6610 if (Index < NewNumElts_Lo)
6611 Lo = DAG.getNode(ISD::INSERT_VECTOR_ELT, NewVT_Lo, Lo, ScalarOp,
6612 DAG.getConstant(Index, TLI.getPointerTy()));
6614 Hi = DAG.getNode(ISD::INSERT_VECTOR_ELT, NewVT_Hi, Hi, ScalarOp,
6615 DAG.getConstant(Index - NewNumElts_Lo,
6616 TLI.getPointerTy()));
6619 case ISD::VECTOR_SHUFFLE: {
6620 // Build the low part.
6621 SDOperand Mask = Node->getOperand(2);
6622 SmallVector<SDOperand, 8> Ops;
6623 MVT::ValueType PtrVT = TLI.getPointerTy();
6625 // Insert all of the elements from the input that are needed. We use
6626 // buildvector of extractelement here because the input vectors will have
6627 // to be legalized, so this makes the code simpler.
6628 for (unsigned i = 0; i != NewNumElts_Lo; ++i) {
6629 unsigned Idx = cast<ConstantSDNode>(Mask.getOperand(i))->getValue();
6630 SDOperand InVec = Node->getOperand(0);
6631 if (Idx >= NumElements) {
6632 InVec = Node->getOperand(1);
6635 Ops.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, NewEltVT, InVec,
6636 DAG.getConstant(Idx, PtrVT)));
6638 Lo = DAG.getNode(ISD::BUILD_VECTOR, NewVT_Lo, &Ops[0], Ops.size());
6641 for (unsigned i = NewNumElts_Lo; i != NumElements; ++i) {
6642 unsigned Idx = cast<ConstantSDNode>(Mask.getOperand(i))->getValue();
6643 SDOperand InVec = Node->getOperand(0);
6644 if (Idx >= NumElements) {
6645 InVec = Node->getOperand(1);
6648 Ops.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, NewEltVT, InVec,
6649 DAG.getConstant(Idx, PtrVT)));
6651 Hi = DAG.getNode(ISD::BUILD_VECTOR, NewVT_Lo, &Ops[0], Ops.size());
6654 case ISD::BUILD_VECTOR: {
6655 SmallVector<SDOperand, 8> LoOps(Node->op_begin(),
6656 Node->op_begin()+NewNumElts_Lo);
6657 Lo = DAG.getNode(ISD::BUILD_VECTOR, NewVT_Lo, &LoOps[0], LoOps.size());
6659 SmallVector<SDOperand, 8> HiOps(Node->op_begin()+NewNumElts_Lo,
6661 Hi = DAG.getNode(ISD::BUILD_VECTOR, NewVT_Hi, &HiOps[0], HiOps.size());
6664 case ISD::CONCAT_VECTORS: {
6665 // FIXME: Handle non-power-of-two vectors?
6666 unsigned NewNumSubvectors = Node->getNumOperands() / 2;
6667 if (NewNumSubvectors == 1) {
6668 Lo = Node->getOperand(0);
6669 Hi = Node->getOperand(1);
6671 SmallVector<SDOperand, 8> LoOps(Node->op_begin(),
6672 Node->op_begin()+NewNumSubvectors);
6673 Lo = DAG.getNode(ISD::CONCAT_VECTORS, NewVT_Lo, &LoOps[0], LoOps.size());
6675 SmallVector<SDOperand, 8> HiOps(Node->op_begin()+NewNumSubvectors,
6677 Hi = DAG.getNode(ISD::CONCAT_VECTORS, NewVT_Hi, &HiOps[0], HiOps.size());
6682 SDOperand Cond = Node->getOperand(0);
6684 SDOperand LL, LH, RL, RH;
6685 SplitVectorOp(Node->getOperand(1), LL, LH);
6686 SplitVectorOp(Node->getOperand(2), RL, RH);
6688 if (MVT::isVector(Cond.getValueType())) {
6689 // Handle a vector merge.
6691 SplitVectorOp(Cond, CL, CH);
6692 Lo = DAG.getNode(Node->getOpcode(), NewVT_Lo, CL, LL, RL);
6693 Hi = DAG.getNode(Node->getOpcode(), NewVT_Hi, CH, LH, RH);
6695 // Handle a simple select with vector operands.
6696 Lo = DAG.getNode(Node->getOpcode(), NewVT_Lo, Cond, LL, RL);
6697 Hi = DAG.getNode(Node->getOpcode(), NewVT_Hi, Cond, LH, RH);
6717 SDOperand LL, LH, RL, RH;
6718 SplitVectorOp(Node->getOperand(0), LL, LH);
6719 SplitVectorOp(Node->getOperand(1), RL, RH);
6721 Lo = DAG.getNode(Node->getOpcode(), NewVT_Lo, LL, RL);
6722 Hi = DAG.getNode(Node->getOpcode(), NewVT_Hi, LH, RH);
6727 SplitVectorOp(Node->getOperand(0), L, H);
6729 Lo = DAG.getNode(Node->getOpcode(), NewVT_Lo, L, Node->getOperand(1));
6730 Hi = DAG.getNode(Node->getOpcode(), NewVT_Hi, H, Node->getOperand(1));
6741 case ISD::FP_TO_SINT:
6742 case ISD::FP_TO_UINT:
6743 case ISD::SINT_TO_FP:
6744 case ISD::UINT_TO_FP: {
6746 SplitVectorOp(Node->getOperand(0), L, H);
6748 Lo = DAG.getNode(Node->getOpcode(), NewVT_Lo, L);
6749 Hi = DAG.getNode(Node->getOpcode(), NewVT_Hi, H);
6753 LoadSDNode *LD = cast<LoadSDNode>(Node);
6754 SDOperand Ch = LD->getChain();
6755 SDOperand Ptr = LD->getBasePtr();
6756 const Value *SV = LD->getSrcValue();
6757 int SVOffset = LD->getSrcValueOffset();
6758 unsigned Alignment = LD->getAlignment();
6759 bool isVolatile = LD->isVolatile();
6761 Lo = DAG.getLoad(NewVT_Lo, Ch, Ptr, SV, SVOffset, isVolatile, Alignment);
6762 unsigned IncrementSize = NewNumElts_Lo * MVT::getSizeInBits(NewEltVT)/8;
6763 Ptr = DAG.getNode(ISD::ADD, Ptr.getValueType(), Ptr,
6764 DAG.getIntPtrConstant(IncrementSize));
6765 SVOffset += IncrementSize;
6766 Alignment = MinAlign(Alignment, IncrementSize);
6767 Hi = DAG.getLoad(NewVT_Hi, Ch, Ptr, SV, SVOffset, isVolatile, Alignment);
6769 // Build a factor node to remember that this load is independent of the
6771 SDOperand TF = DAG.getNode(ISD::TokenFactor, MVT::Other, Lo.getValue(1),
6774 // Remember that we legalized the chain.
6775 AddLegalizedOperand(Op.getValue(1), LegalizeOp(TF));
6778 case ISD::BIT_CONVERT: {
6779 // We know the result is a vector. The input may be either a vector or a
6781 SDOperand InOp = Node->getOperand(0);
6782 if (!MVT::isVector(InOp.getValueType()) ||
6783 MVT::getVectorNumElements(InOp.getValueType()) == 1) {
6784 // The input is a scalar or single-element vector.
6785 // Lower to a store/load so that it can be split.
6786 // FIXME: this could be improved probably.
6787 SDOperand Ptr = DAG.CreateStackTemporary(InOp.getValueType());
6788 FrameIndexSDNode *FI = cast<FrameIndexSDNode>(Ptr.Val);
6790 SDOperand St = DAG.getStore(DAG.getEntryNode(),
6792 PseudoSourceValue::getFixedStack(),
6794 InOp = DAG.getLoad(Op.getValueType(), St, Ptr,
6795 PseudoSourceValue::getFixedStack(),
6798 // Split the vector and convert each of the pieces now.
6799 SplitVectorOp(InOp, Lo, Hi);
6800 Lo = DAG.getNode(ISD::BIT_CONVERT, NewVT_Lo, Lo);
6801 Hi = DAG.getNode(ISD::BIT_CONVERT, NewVT_Hi, Hi);
6806 // Remember in a map if the values will be reused later.
6808 SplitNodes.insert(std::make_pair(Op, std::make_pair(Lo, Hi))).second;
6809 assert(isNew && "Value already split?!?");
6813 /// ScalarizeVectorOp - Given an operand of single-element vector type
6814 /// (e.g. v1f32), convert it into the equivalent operation that returns a
6815 /// scalar (e.g. f32) value.
6816 SDOperand SelectionDAGLegalize::ScalarizeVectorOp(SDOperand Op) {
6817 assert(MVT::isVector(Op.getValueType()) &&
6818 "Bad ScalarizeVectorOp invocation!");
6819 SDNode *Node = Op.Val;
6820 MVT::ValueType NewVT = MVT::getVectorElementType(Op.getValueType());
6821 assert(MVT::getVectorNumElements(Op.getValueType()) == 1);
6823 // See if we already scalarized it.
6824 std::map<SDOperand, SDOperand>::iterator I = ScalarizedNodes.find(Op);
6825 if (I != ScalarizedNodes.end()) return I->second;
6828 switch (Node->getOpcode()) {
6831 Node->dump(&DAG); cerr << "\n";
6833 assert(0 && "Unknown vector operation in ScalarizeVectorOp!");
6850 Result = DAG.getNode(Node->getOpcode(),
6852 ScalarizeVectorOp(Node->getOperand(0)),
6853 ScalarizeVectorOp(Node->getOperand(1)));
6860 Result = DAG.getNode(Node->getOpcode(),
6862 ScalarizeVectorOp(Node->getOperand(0)));
6865 Result = DAG.getNode(Node->getOpcode(),
6867 ScalarizeVectorOp(Node->getOperand(0)),
6868 Node->getOperand(1));
6871 LoadSDNode *LD = cast<LoadSDNode>(Node);
6872 SDOperand Ch = LegalizeOp(LD->getChain()); // Legalize the chain.
6873 SDOperand Ptr = LegalizeOp(LD->getBasePtr()); // Legalize the pointer.
6875 const Value *SV = LD->getSrcValue();
6876 int SVOffset = LD->getSrcValueOffset();
6877 Result = DAG.getLoad(NewVT, Ch, Ptr, SV, SVOffset,
6878 LD->isVolatile(), LD->getAlignment());
6880 // Remember that we legalized the chain.
6881 AddLegalizedOperand(Op.getValue(1), LegalizeOp(Result.getValue(1)));
6884 case ISD::BUILD_VECTOR:
6885 Result = Node->getOperand(0);
6887 case ISD::INSERT_VECTOR_ELT:
6888 // Returning the inserted scalar element.
6889 Result = Node->getOperand(1);
6891 case ISD::CONCAT_VECTORS:
6892 assert(Node->getOperand(0).getValueType() == NewVT &&
6893 "Concat of non-legal vectors not yet supported!");
6894 Result = Node->getOperand(0);
6896 case ISD::VECTOR_SHUFFLE: {
6897 // Figure out if the scalar is the LHS or RHS and return it.
6898 SDOperand EltNum = Node->getOperand(2).getOperand(0);
6899 if (cast<ConstantSDNode>(EltNum)->getValue())
6900 Result = ScalarizeVectorOp(Node->getOperand(1));
6902 Result = ScalarizeVectorOp(Node->getOperand(0));
6905 case ISD::EXTRACT_SUBVECTOR:
6906 Result = Node->getOperand(0);
6907 assert(Result.getValueType() == NewVT);
6909 case ISD::BIT_CONVERT:
6910 Result = DAG.getNode(ISD::BIT_CONVERT, NewVT, Op.getOperand(0));
6913 Result = DAG.getNode(ISD::SELECT, NewVT, Op.getOperand(0),
6914 ScalarizeVectorOp(Op.getOperand(1)),
6915 ScalarizeVectorOp(Op.getOperand(2)));
6919 if (TLI.isTypeLegal(NewVT))
6920 Result = LegalizeOp(Result);
6921 bool isNew = ScalarizedNodes.insert(std::make_pair(Op, Result)).second;
6922 assert(isNew && "Value already scalarized?");
6927 // SelectionDAG::Legalize - This is the entry point for the file.
6929 void SelectionDAG::Legalize() {
6930 if (ViewLegalizeDAGs) viewGraph();
6932 /// run - This is the main entry point to this class.
6934 SelectionDAGLegalize(*this).LegalizeDAG();