1 //===-- SelectionDAG.cpp - Implement the SelectionDAG data structures -----===//
3 // The LLVM Compiler Infrastructure
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
8 //===----------------------------------------------------------------------===//
10 // This implements the SelectionDAG class.
12 //===----------------------------------------------------------------------===//
13 #include "llvm/CodeGen/SelectionDAG.h"
14 #include "llvm/Constants.h"
15 #include "llvm/Analysis/ValueTracking.h"
16 #include "llvm/Function.h"
17 #include "llvm/GlobalAlias.h"
18 #include "llvm/GlobalVariable.h"
19 #include "llvm/Intrinsics.h"
20 #include "llvm/DerivedTypes.h"
21 #include "llvm/Assembly/Writer.h"
22 #include "llvm/CallingConv.h"
23 #include "llvm/CodeGen/MachineBasicBlock.h"
24 #include "llvm/CodeGen/MachineConstantPool.h"
25 #include "llvm/CodeGen/MachineFrameInfo.h"
26 #include "llvm/CodeGen/MachineModuleInfo.h"
27 #include "llvm/CodeGen/PseudoSourceValue.h"
28 #include "llvm/Target/TargetRegisterInfo.h"
29 #include "llvm/Target/TargetData.h"
30 #include "llvm/Target/TargetLowering.h"
31 #include "llvm/Target/TargetOptions.h"
32 #include "llvm/Target/TargetInstrInfo.h"
33 #include "llvm/Target/TargetMachine.h"
34 #include "llvm/Support/CommandLine.h"
35 #include "llvm/Support/ErrorHandling.h"
36 #include "llvm/Support/ManagedStatic.h"
37 #include "llvm/Support/MathExtras.h"
38 #include "llvm/Support/raw_ostream.h"
39 #include "llvm/System/Mutex.h"
40 #include "llvm/ADT/SetVector.h"
41 #include "llvm/ADT/SmallPtrSet.h"
42 #include "llvm/ADT/SmallSet.h"
43 #include "llvm/ADT/SmallVector.h"
44 #include "llvm/ADT/StringExtras.h"
49 /// makeVTList - Return an instance of the SDVTList struct initialized with the
50 /// specified members.
51 static SDVTList makeVTList(const EVT *VTs, unsigned NumVTs) {
52 SDVTList Res = {VTs, NumVTs};
56 static const fltSemantics *EVTToAPFloatSemantics(EVT VT) {
57 switch (VT.getSimpleVT()) {
58 default: llvm_unreachable("Unknown FP format");
59 case EVT::f32: return &APFloat::IEEEsingle;
60 case EVT::f64: return &APFloat::IEEEdouble;
61 case EVT::f80: return &APFloat::x87DoubleExtended;
62 case EVT::f128: return &APFloat::IEEEquad;
63 case EVT::ppcf128: return &APFloat::PPCDoubleDouble;
67 SelectionDAG::DAGUpdateListener::~DAGUpdateListener() {}
69 //===----------------------------------------------------------------------===//
70 // ConstantFPSDNode Class
71 //===----------------------------------------------------------------------===//
73 /// isExactlyValue - We don't rely on operator== working on double values, as
74 /// it returns true for things that are clearly not equal, like -0.0 and 0.0.
75 /// As such, this method can be used to do an exact bit-for-bit comparison of
76 /// two floating point values.
77 bool ConstantFPSDNode::isExactlyValue(const APFloat& V) const {
78 return getValueAPF().bitwiseIsEqual(V);
81 bool ConstantFPSDNode::isValueValidForType(EVT VT,
83 assert(VT.isFloatingPoint() && "Can only convert between FP types");
85 // PPC long double cannot be converted to any other type.
86 if (VT == EVT::ppcf128 ||
87 &Val.getSemantics() == &APFloat::PPCDoubleDouble)
90 // convert modifies in place, so make a copy.
91 APFloat Val2 = APFloat(Val);
93 (void) Val2.convert(*EVTToAPFloatSemantics(VT), APFloat::rmNearestTiesToEven,
98 //===----------------------------------------------------------------------===//
100 //===----------------------------------------------------------------------===//
102 /// isBuildVectorAllOnes - Return true if the specified node is a
103 /// BUILD_VECTOR where all of the elements are ~0 or undef.
104 bool ISD::isBuildVectorAllOnes(const SDNode *N) {
105 // Look through a bit convert.
106 if (N->getOpcode() == ISD::BIT_CONVERT)
107 N = N->getOperand(0).getNode();
109 if (N->getOpcode() != ISD::BUILD_VECTOR) return false;
111 unsigned i = 0, e = N->getNumOperands();
113 // Skip over all of the undef values.
114 while (i != e && N->getOperand(i).getOpcode() == ISD::UNDEF)
117 // Do not accept an all-undef vector.
118 if (i == e) return false;
120 // Do not accept build_vectors that aren't all constants or which have non-~0
122 SDValue NotZero = N->getOperand(i);
123 if (isa<ConstantSDNode>(NotZero)) {
124 if (!cast<ConstantSDNode>(NotZero)->isAllOnesValue())
126 } else if (isa<ConstantFPSDNode>(NotZero)) {
127 if (!cast<ConstantFPSDNode>(NotZero)->getValueAPF().
128 bitcastToAPInt().isAllOnesValue())
133 // Okay, we have at least one ~0 value, check to see if the rest match or are
135 for (++i; i != e; ++i)
136 if (N->getOperand(i) != NotZero &&
137 N->getOperand(i).getOpcode() != ISD::UNDEF)
143 /// isBuildVectorAllZeros - Return true if the specified node is a
144 /// BUILD_VECTOR where all of the elements are 0 or undef.
145 bool ISD::isBuildVectorAllZeros(const SDNode *N) {
146 // Look through a bit convert.
147 if (N->getOpcode() == ISD::BIT_CONVERT)
148 N = N->getOperand(0).getNode();
150 if (N->getOpcode() != ISD::BUILD_VECTOR) return false;
152 unsigned i = 0, e = N->getNumOperands();
154 // Skip over all of the undef values.
155 while (i != e && N->getOperand(i).getOpcode() == ISD::UNDEF)
158 // Do not accept an all-undef vector.
159 if (i == e) return false;
161 // Do not accept build_vectors that aren't all constants or which have non-0
163 SDValue Zero = N->getOperand(i);
164 if (isa<ConstantSDNode>(Zero)) {
165 if (!cast<ConstantSDNode>(Zero)->isNullValue())
167 } else if (isa<ConstantFPSDNode>(Zero)) {
168 if (!cast<ConstantFPSDNode>(Zero)->getValueAPF().isPosZero())
173 // Okay, we have at least one 0 value, check to see if the rest match or are
175 for (++i; i != e; ++i)
176 if (N->getOperand(i) != Zero &&
177 N->getOperand(i).getOpcode() != ISD::UNDEF)
182 /// isScalarToVector - Return true if the specified node is a
183 /// ISD::SCALAR_TO_VECTOR node or a BUILD_VECTOR node where only the low
184 /// element is not an undef.
185 bool ISD::isScalarToVector(const SDNode *N) {
186 if (N->getOpcode() == ISD::SCALAR_TO_VECTOR)
189 if (N->getOpcode() != ISD::BUILD_VECTOR)
191 if (N->getOperand(0).getOpcode() == ISD::UNDEF)
193 unsigned NumElems = N->getNumOperands();
194 for (unsigned i = 1; i < NumElems; ++i) {
195 SDValue V = N->getOperand(i);
196 if (V.getOpcode() != ISD::UNDEF)
203 /// isDebugLabel - Return true if the specified node represents a debug
204 /// label (i.e. ISD::DBG_LABEL or TargetInstrInfo::DBG_LABEL node).
205 bool ISD::isDebugLabel(const SDNode *N) {
207 if (N->getOpcode() == ISD::DBG_LABEL)
209 if (N->isMachineOpcode() &&
210 N->getMachineOpcode() == TargetInstrInfo::DBG_LABEL)
215 /// getSetCCSwappedOperands - Return the operation corresponding to (Y op X)
216 /// when given the operation for (X op Y).
217 ISD::CondCode ISD::getSetCCSwappedOperands(ISD::CondCode Operation) {
218 // To perform this operation, we just need to swap the L and G bits of the
220 unsigned OldL = (Operation >> 2) & 1;
221 unsigned OldG = (Operation >> 1) & 1;
222 return ISD::CondCode((Operation & ~6) | // Keep the N, U, E bits
223 (OldL << 1) | // New G bit
224 (OldG << 2)); // New L bit.
227 /// getSetCCInverse - Return the operation corresponding to !(X op Y), where
228 /// 'op' is a valid SetCC operation.
229 ISD::CondCode ISD::getSetCCInverse(ISD::CondCode Op, bool isInteger) {
230 unsigned Operation = Op;
232 Operation ^= 7; // Flip L, G, E bits, but not U.
234 Operation ^= 15; // Flip all of the condition bits.
236 if (Operation > ISD::SETTRUE2)
237 Operation &= ~8; // Don't let N and U bits get set.
239 return ISD::CondCode(Operation);
243 /// isSignedOp - For an integer comparison, return 1 if the comparison is a
244 /// signed operation and 2 if the result is an unsigned comparison. Return zero
245 /// if the operation does not depend on the sign of the input (setne and seteq).
246 static int isSignedOp(ISD::CondCode Opcode) {
248 default: llvm_unreachable("Illegal integer setcc operation!");
250 case ISD::SETNE: return 0;
254 case ISD::SETGE: return 1;
258 case ISD::SETUGE: return 2;
262 /// getSetCCOrOperation - Return the result of a logical OR between different
263 /// comparisons of identical values: ((X op1 Y) | (X op2 Y)). This function
264 /// returns SETCC_INVALID if it is not possible to represent the resultant
266 ISD::CondCode ISD::getSetCCOrOperation(ISD::CondCode Op1, ISD::CondCode Op2,
268 if (isInteger && (isSignedOp(Op1) | isSignedOp(Op2)) == 3)
269 // Cannot fold a signed integer setcc with an unsigned integer setcc.
270 return ISD::SETCC_INVALID;
272 unsigned Op = Op1 | Op2; // Combine all of the condition bits.
274 // If the N and U bits get set then the resultant comparison DOES suddenly
275 // care about orderedness, and is true when ordered.
276 if (Op > ISD::SETTRUE2)
277 Op &= ~16; // Clear the U bit if the N bit is set.
279 // Canonicalize illegal integer setcc's.
280 if (isInteger && Op == ISD::SETUNE) // e.g. SETUGT | SETULT
283 return ISD::CondCode(Op);
286 /// getSetCCAndOperation - Return the result of a logical AND between different
287 /// comparisons of identical values: ((X op1 Y) & (X op2 Y)). This
288 /// function returns zero if it is not possible to represent the resultant
290 ISD::CondCode ISD::getSetCCAndOperation(ISD::CondCode Op1, ISD::CondCode Op2,
292 if (isInteger && (isSignedOp(Op1) | isSignedOp(Op2)) == 3)
293 // Cannot fold a signed setcc with an unsigned setcc.
294 return ISD::SETCC_INVALID;
296 // Combine all of the condition bits.
297 ISD::CondCode Result = ISD::CondCode(Op1 & Op2);
299 // Canonicalize illegal integer setcc's.
303 case ISD::SETUO : Result = ISD::SETFALSE; break; // SETUGT & SETULT
304 case ISD::SETOEQ: // SETEQ & SETU[LG]E
305 case ISD::SETUEQ: Result = ISD::SETEQ ; break; // SETUGE & SETULE
306 case ISD::SETOLT: Result = ISD::SETULT ; break; // SETULT & SETNE
307 case ISD::SETOGT: Result = ISD::SETUGT ; break; // SETUGT & SETNE
314 const TargetMachine &SelectionDAG::getTarget() const {
315 return MF->getTarget();
318 //===----------------------------------------------------------------------===//
319 // SDNode Profile Support
320 //===----------------------------------------------------------------------===//
322 /// AddNodeIDOpcode - Add the node opcode to the NodeID data.
324 static void AddNodeIDOpcode(FoldingSetNodeID &ID, unsigned OpC) {
328 /// AddNodeIDValueTypes - Value type lists are intern'd so we can represent them
329 /// solely with their pointer.
330 static void AddNodeIDValueTypes(FoldingSetNodeID &ID, SDVTList VTList) {
331 ID.AddPointer(VTList.VTs);
334 /// AddNodeIDOperands - Various routines for adding operands to the NodeID data.
336 static void AddNodeIDOperands(FoldingSetNodeID &ID,
337 const SDValue *Ops, unsigned NumOps) {
338 for (; NumOps; --NumOps, ++Ops) {
339 ID.AddPointer(Ops->getNode());
340 ID.AddInteger(Ops->getResNo());
344 /// AddNodeIDOperands - Various routines for adding operands to the NodeID data.
346 static void AddNodeIDOperands(FoldingSetNodeID &ID,
347 const SDUse *Ops, unsigned NumOps) {
348 for (; NumOps; --NumOps, ++Ops) {
349 ID.AddPointer(Ops->getNode());
350 ID.AddInteger(Ops->getResNo());
354 static void AddNodeIDNode(FoldingSetNodeID &ID,
355 unsigned short OpC, SDVTList VTList,
356 const SDValue *OpList, unsigned N) {
357 AddNodeIDOpcode(ID, OpC);
358 AddNodeIDValueTypes(ID, VTList);
359 AddNodeIDOperands(ID, OpList, N);
362 /// AddNodeIDCustom - If this is an SDNode with special info, add this info to
364 static void AddNodeIDCustom(FoldingSetNodeID &ID, const SDNode *N) {
365 switch (N->getOpcode()) {
366 case ISD::TargetExternalSymbol:
367 case ISD::ExternalSymbol:
368 llvm_unreachable("Should only be used on nodes with operands");
369 default: break; // Normal nodes don't need extra info.
370 case ISD::TargetConstant:
372 ID.AddPointer(cast<ConstantSDNode>(N)->getConstantIntValue());
374 case ISD::TargetConstantFP:
375 case ISD::ConstantFP: {
376 ID.AddPointer(cast<ConstantFPSDNode>(N)->getConstantFPValue());
379 case ISD::TargetGlobalAddress:
380 case ISD::GlobalAddress:
381 case ISD::TargetGlobalTLSAddress:
382 case ISD::GlobalTLSAddress: {
383 const GlobalAddressSDNode *GA = cast<GlobalAddressSDNode>(N);
384 ID.AddPointer(GA->getGlobal());
385 ID.AddInteger(GA->getOffset());
386 ID.AddInteger(GA->getTargetFlags());
389 case ISD::BasicBlock:
390 ID.AddPointer(cast<BasicBlockSDNode>(N)->getBasicBlock());
393 ID.AddInteger(cast<RegisterSDNode>(N)->getReg());
395 case ISD::DBG_STOPPOINT: {
396 const DbgStopPointSDNode *DSP = cast<DbgStopPointSDNode>(N);
397 ID.AddInteger(DSP->getLine());
398 ID.AddInteger(DSP->getColumn());
399 ID.AddPointer(DSP->getCompileUnit());
403 ID.AddPointer(cast<SrcValueSDNode>(N)->getValue());
405 case ISD::MEMOPERAND: {
406 const MachineMemOperand &MO = cast<MemOperandSDNode>(N)->MO;
410 case ISD::FrameIndex:
411 case ISD::TargetFrameIndex:
412 ID.AddInteger(cast<FrameIndexSDNode>(N)->getIndex());
415 case ISD::TargetJumpTable:
416 ID.AddInteger(cast<JumpTableSDNode>(N)->getIndex());
417 ID.AddInteger(cast<JumpTableSDNode>(N)->getTargetFlags());
419 case ISD::ConstantPool:
420 case ISD::TargetConstantPool: {
421 const ConstantPoolSDNode *CP = cast<ConstantPoolSDNode>(N);
422 ID.AddInteger(CP->getAlignment());
423 ID.AddInteger(CP->getOffset());
424 if (CP->isMachineConstantPoolEntry())
425 CP->getMachineCPVal()->AddSelectionDAGCSEId(ID);
427 ID.AddPointer(CP->getConstVal());
428 ID.AddInteger(CP->getTargetFlags());
432 const LoadSDNode *LD = cast<LoadSDNode>(N);
433 ID.AddInteger(LD->getMemoryVT().getRawBits());
434 ID.AddInteger(LD->getRawSubclassData());
438 const StoreSDNode *ST = cast<StoreSDNode>(N);
439 ID.AddInteger(ST->getMemoryVT().getRawBits());
440 ID.AddInteger(ST->getRawSubclassData());
443 case ISD::ATOMIC_CMP_SWAP:
444 case ISD::ATOMIC_SWAP:
445 case ISD::ATOMIC_LOAD_ADD:
446 case ISD::ATOMIC_LOAD_SUB:
447 case ISD::ATOMIC_LOAD_AND:
448 case ISD::ATOMIC_LOAD_OR:
449 case ISD::ATOMIC_LOAD_XOR:
450 case ISD::ATOMIC_LOAD_NAND:
451 case ISD::ATOMIC_LOAD_MIN:
452 case ISD::ATOMIC_LOAD_MAX:
453 case ISD::ATOMIC_LOAD_UMIN:
454 case ISD::ATOMIC_LOAD_UMAX: {
455 const AtomicSDNode *AT = cast<AtomicSDNode>(N);
456 ID.AddInteger(AT->getMemoryVT().getRawBits());
457 ID.AddInteger(AT->getRawSubclassData());
460 case ISD::VECTOR_SHUFFLE: {
461 const ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(N);
462 for (unsigned i = 0, e = N->getValueType(0).getVectorNumElements();
464 ID.AddInteger(SVN->getMaskElt(i));
467 } // end switch (N->getOpcode())
470 /// AddNodeIDNode - Generic routine for adding a nodes info to the NodeID
472 static void AddNodeIDNode(FoldingSetNodeID &ID, const SDNode *N) {
473 AddNodeIDOpcode(ID, N->getOpcode());
474 // Add the return value info.
475 AddNodeIDValueTypes(ID, N->getVTList());
476 // Add the operand info.
477 AddNodeIDOperands(ID, N->op_begin(), N->getNumOperands());
479 // Handle SDNode leafs with special info.
480 AddNodeIDCustom(ID, N);
483 /// encodeMemSDNodeFlags - Generic routine for computing a value for use in
484 /// the CSE map that carries alignment, volatility, indexing mode, and
485 /// extension/truncation information.
487 static inline unsigned
488 encodeMemSDNodeFlags(int ConvType, ISD::MemIndexedMode AM,
489 bool isVolatile, unsigned Alignment) {
490 assert((ConvType & 3) == ConvType &&
491 "ConvType may not require more than 2 bits!");
492 assert((AM & 7) == AM &&
493 "AM may not require more than 3 bits!");
497 ((Log2_32(Alignment) + 1) << 6);
500 //===----------------------------------------------------------------------===//
501 // SelectionDAG Class
502 //===----------------------------------------------------------------------===//
504 /// doNotCSE - Return true if CSE should not be performed for this node.
505 static bool doNotCSE(SDNode *N) {
506 if (N->getValueType(0) == EVT::Flag)
507 return true; // Never CSE anything that produces a flag.
509 switch (N->getOpcode()) {
511 case ISD::HANDLENODE:
513 case ISD::DBG_STOPPOINT:
516 return true; // Never CSE these nodes.
519 // Check that remaining values produced are not flags.
520 for (unsigned i = 1, e = N->getNumValues(); i != e; ++i)
521 if (N->getValueType(i) == EVT::Flag)
522 return true; // Never CSE anything that produces a flag.
527 /// RemoveDeadNodes - This method deletes all unreachable nodes in the
529 void SelectionDAG::RemoveDeadNodes() {
530 // Create a dummy node (which is not added to allnodes), that adds a reference
531 // to the root node, preventing it from being deleted.
532 HandleSDNode Dummy(getRoot());
534 SmallVector<SDNode*, 128> DeadNodes;
536 // Add all obviously-dead nodes to the DeadNodes worklist.
537 for (allnodes_iterator I = allnodes_begin(), E = allnodes_end(); I != E; ++I)
539 DeadNodes.push_back(I);
541 RemoveDeadNodes(DeadNodes);
543 // If the root changed (e.g. it was a dead load, update the root).
544 setRoot(Dummy.getValue());
547 /// RemoveDeadNodes - This method deletes the unreachable nodes in the
548 /// given list, and any nodes that become unreachable as a result.
549 void SelectionDAG::RemoveDeadNodes(SmallVectorImpl<SDNode *> &DeadNodes,
550 DAGUpdateListener *UpdateListener) {
552 // Process the worklist, deleting the nodes and adding their uses to the
554 while (!DeadNodes.empty()) {
555 SDNode *N = DeadNodes.pop_back_val();
558 UpdateListener->NodeDeleted(N, 0);
560 // Take the node out of the appropriate CSE map.
561 RemoveNodeFromCSEMaps(N);
563 // Next, brutally remove the operand list. This is safe to do, as there are
564 // no cycles in the graph.
565 for (SDNode::op_iterator I = N->op_begin(), E = N->op_end(); I != E; ) {
567 SDNode *Operand = Use.getNode();
570 // Now that we removed this operand, see if there are no uses of it left.
571 if (Operand->use_empty())
572 DeadNodes.push_back(Operand);
579 void SelectionDAG::RemoveDeadNode(SDNode *N, DAGUpdateListener *UpdateListener){
580 SmallVector<SDNode*, 16> DeadNodes(1, N);
581 RemoveDeadNodes(DeadNodes, UpdateListener);
584 void SelectionDAG::DeleteNode(SDNode *N) {
585 // First take this out of the appropriate CSE map.
586 RemoveNodeFromCSEMaps(N);
588 // Finally, remove uses due to operands of this node, remove from the
589 // AllNodes list, and delete the node.
590 DeleteNodeNotInCSEMaps(N);
593 void SelectionDAG::DeleteNodeNotInCSEMaps(SDNode *N) {
594 assert(N != AllNodes.begin() && "Cannot delete the entry node!");
595 assert(N->use_empty() && "Cannot delete a node that is not dead!");
597 // Drop all of the operands and decrement used node's use counts.
603 void SelectionDAG::DeallocateNode(SDNode *N) {
604 if (N->OperandsNeedDelete)
605 delete[] N->OperandList;
607 // Set the opcode to DELETED_NODE to help catch bugs when node
608 // memory is reallocated.
609 N->NodeType = ISD::DELETED_NODE;
611 NodeAllocator.Deallocate(AllNodes.remove(N));
614 /// RemoveNodeFromCSEMaps - Take the specified node out of the CSE map that
615 /// correspond to it. This is useful when we're about to delete or repurpose
616 /// the node. We don't want future request for structurally identical nodes
617 /// to return N anymore.
618 bool SelectionDAG::RemoveNodeFromCSEMaps(SDNode *N) {
620 switch (N->getOpcode()) {
621 case ISD::EntryToken:
622 llvm_unreachable("EntryToken should not be in CSEMaps!");
624 case ISD::HANDLENODE: return false; // noop.
626 assert(CondCodeNodes[cast<CondCodeSDNode>(N)->get()] &&
627 "Cond code doesn't exist!");
628 Erased = CondCodeNodes[cast<CondCodeSDNode>(N)->get()] != 0;
629 CondCodeNodes[cast<CondCodeSDNode>(N)->get()] = 0;
631 case ISD::ExternalSymbol:
632 Erased = ExternalSymbols.erase(cast<ExternalSymbolSDNode>(N)->getSymbol());
634 case ISD::TargetExternalSymbol: {
635 ExternalSymbolSDNode *ESN = cast<ExternalSymbolSDNode>(N);
636 Erased = TargetExternalSymbols.erase(
637 std::pair<std::string,unsigned char>(ESN->getSymbol(),
638 ESN->getTargetFlags()));
641 case ISD::VALUETYPE: {
642 EVT VT = cast<VTSDNode>(N)->getVT();
643 if (VT.isExtended()) {
644 Erased = ExtendedValueTypeNodes.erase(VT);
646 Erased = ValueTypeNodes[VT.getSimpleVT()] != 0;
647 ValueTypeNodes[VT.getSimpleVT()] = 0;
652 // Remove it from the CSE Map.
653 Erased = CSEMap.RemoveNode(N);
657 // Verify that the node was actually in one of the CSE maps, unless it has a
658 // flag result (which cannot be CSE'd) or is one of the special cases that are
659 // not subject to CSE.
660 if (!Erased && N->getValueType(N->getNumValues()-1) != EVT::Flag &&
661 !N->isMachineOpcode() && !doNotCSE(N)) {
664 llvm_unreachable("Node is not in map!");
670 /// AddModifiedNodeToCSEMaps - The specified node has been removed from the CSE
671 /// maps and modified in place. Add it back to the CSE maps, unless an identical
672 /// node already exists, in which case transfer all its users to the existing
673 /// node. This transfer can potentially trigger recursive merging.
676 SelectionDAG::AddModifiedNodeToCSEMaps(SDNode *N,
677 DAGUpdateListener *UpdateListener) {
678 // For node types that aren't CSE'd, just act as if no identical node
681 SDNode *Existing = CSEMap.GetOrInsertNode(N);
683 // If there was already an existing matching node, use ReplaceAllUsesWith
684 // to replace the dead one with the existing one. This can cause
685 // recursive merging of other unrelated nodes down the line.
686 ReplaceAllUsesWith(N, Existing, UpdateListener);
688 // N is now dead. Inform the listener if it exists and delete it.
690 UpdateListener->NodeDeleted(N, Existing);
691 DeleteNodeNotInCSEMaps(N);
696 // If the node doesn't already exist, we updated it. Inform a listener if
699 UpdateListener->NodeUpdated(N);
702 /// FindModifiedNodeSlot - Find a slot for the specified node if its operands
703 /// were replaced with those specified. If this node is never memoized,
704 /// return null, otherwise return a pointer to the slot it would take. If a
705 /// node already exists with these operands, the slot will be non-null.
706 SDNode *SelectionDAG::FindModifiedNodeSlot(SDNode *N, SDValue Op,
711 SDValue Ops[] = { Op };
713 AddNodeIDNode(ID, N->getOpcode(), N->getVTList(), Ops, 1);
714 AddNodeIDCustom(ID, N);
715 return CSEMap.FindNodeOrInsertPos(ID, InsertPos);
718 /// FindModifiedNodeSlot - Find a slot for the specified node if its operands
719 /// were replaced with those specified. If this node is never memoized,
720 /// return null, otherwise return a pointer to the slot it would take. If a
721 /// node already exists with these operands, the slot will be non-null.
722 SDNode *SelectionDAG::FindModifiedNodeSlot(SDNode *N,
723 SDValue Op1, SDValue Op2,
728 SDValue Ops[] = { Op1, Op2 };
730 AddNodeIDNode(ID, N->getOpcode(), N->getVTList(), Ops, 2);
731 AddNodeIDCustom(ID, N);
732 return CSEMap.FindNodeOrInsertPos(ID, InsertPos);
736 /// FindModifiedNodeSlot - Find a slot for the specified node if its operands
737 /// were replaced with those specified. If this node is never memoized,
738 /// return null, otherwise return a pointer to the slot it would take. If a
739 /// node already exists with these operands, the slot will be non-null.
740 SDNode *SelectionDAG::FindModifiedNodeSlot(SDNode *N,
741 const SDValue *Ops,unsigned NumOps,
747 AddNodeIDNode(ID, N->getOpcode(), N->getVTList(), Ops, NumOps);
748 AddNodeIDCustom(ID, N);
749 return CSEMap.FindNodeOrInsertPos(ID, InsertPos);
752 /// VerifyNode - Sanity check the given node. Aborts if it is invalid.
753 void SelectionDAG::VerifyNode(SDNode *N) {
754 switch (N->getOpcode()) {
757 case ISD::BUILD_PAIR: {
758 EVT VT = N->getValueType(0);
759 assert(N->getNumValues() == 1 && "Too many results!");
760 assert(!VT.isVector() && (VT.isInteger() || VT.isFloatingPoint()) &&
761 "Wrong return type!");
762 assert(N->getNumOperands() == 2 && "Wrong number of operands!");
763 assert(N->getOperand(0).getValueType() == N->getOperand(1).getValueType() &&
764 "Mismatched operand types!");
765 assert(N->getOperand(0).getValueType().isInteger() == VT.isInteger() &&
766 "Wrong operand type!");
767 assert(VT.getSizeInBits() == 2 * N->getOperand(0).getValueSizeInBits() &&
768 "Wrong return type size");
771 case ISD::BUILD_VECTOR: {
772 assert(N->getNumValues() == 1 && "Too many results!");
773 assert(N->getValueType(0).isVector() && "Wrong return type!");
774 assert(N->getNumOperands() == N->getValueType(0).getVectorNumElements() &&
775 "Wrong number of operands!");
776 EVT EltVT = N->getValueType(0).getVectorElementType();
777 for (SDNode::op_iterator I = N->op_begin(), E = N->op_end(); I != E; ++I)
778 assert((I->getValueType() == EltVT ||
779 (EltVT.isInteger() && I->getValueType().isInteger() &&
780 EltVT.bitsLE(I->getValueType()))) &&
781 "Wrong operand type!");
787 /// getEVTAlignment - Compute the default alignment value for the
790 unsigned SelectionDAG::getEVTAlignment(EVT VT) const {
791 const Type *Ty = VT == EVT::iPTR ?
792 PointerType::get(Type::Int8Ty, 0) :
795 return TLI.getTargetData()->getABITypeAlignment(Ty);
798 // EntryNode could meaningfully have debug info if we can find it...
799 SelectionDAG::SelectionDAG(TargetLowering &tli, FunctionLoweringInfo &fli)
800 : TLI(tli), FLI(fli), DW(0),
801 EntryNode(ISD::EntryToken, DebugLoc::getUnknownLoc(),
802 getVTList(EVT::Other)), Root(getEntryNode()) {
803 AllNodes.push_back(&EntryNode);
806 void SelectionDAG::init(MachineFunction &mf, MachineModuleInfo *mmi,
811 Context = &mf.getFunction()->getContext();
814 SelectionDAG::~SelectionDAG() {
818 void SelectionDAG::allnodes_clear() {
819 assert(&*AllNodes.begin() == &EntryNode);
820 AllNodes.remove(AllNodes.begin());
821 while (!AllNodes.empty())
822 DeallocateNode(AllNodes.begin());
825 void SelectionDAG::clear() {
827 OperandAllocator.Reset();
830 ExtendedValueTypeNodes.clear();
831 ExternalSymbols.clear();
832 TargetExternalSymbols.clear();
833 std::fill(CondCodeNodes.begin(), CondCodeNodes.end(),
834 static_cast<CondCodeSDNode*>(0));
835 std::fill(ValueTypeNodes.begin(), ValueTypeNodes.end(),
836 static_cast<SDNode*>(0));
838 EntryNode.UseList = 0;
839 AllNodes.push_back(&EntryNode);
840 Root = getEntryNode();
843 SDValue SelectionDAG::getZeroExtendInReg(SDValue Op, DebugLoc DL, EVT VT) {
844 if (Op.getValueType() == VT) return Op;
845 APInt Imm = APInt::getLowBitsSet(Op.getValueSizeInBits(),
847 return getNode(ISD::AND, DL, Op.getValueType(), Op,
848 getConstant(Imm, Op.getValueType()));
851 /// getNOT - Create a bitwise NOT operation as (XOR Val, -1).
853 SDValue SelectionDAG::getNOT(DebugLoc DL, SDValue Val, EVT VT) {
854 EVT EltVT = VT.isVector() ? VT.getVectorElementType() : VT;
856 getConstant(APInt::getAllOnesValue(EltVT.getSizeInBits()), VT);
857 return getNode(ISD::XOR, DL, VT, Val, NegOne);
860 SDValue SelectionDAG::getConstant(uint64_t Val, EVT VT, bool isT) {
861 EVT EltVT = VT.isVector() ? VT.getVectorElementType() : VT;
862 assert((EltVT.getSizeInBits() >= 64 ||
863 (uint64_t)((int64_t)Val >> EltVT.getSizeInBits()) + 1 < 2) &&
864 "getConstant with a uint64_t value that doesn't fit in the type!");
865 return getConstant(APInt(EltVT.getSizeInBits(), Val), VT, isT);
868 SDValue SelectionDAG::getConstant(const APInt &Val, EVT VT, bool isT) {
869 return getConstant(*ConstantInt::get(*Context, Val), VT, isT);
872 SDValue SelectionDAG::getConstant(const ConstantInt &Val, EVT VT, bool isT) {
873 assert(VT.isInteger() && "Cannot create FP integer constant!");
875 EVT EltVT = VT.isVector() ? VT.getVectorElementType() : VT;
876 assert(Val.getBitWidth() == EltVT.getSizeInBits() &&
877 "APInt size does not match type size!");
879 unsigned Opc = isT ? ISD::TargetConstant : ISD::Constant;
881 AddNodeIDNode(ID, Opc, getVTList(EltVT), 0, 0);
885 if ((N = CSEMap.FindNodeOrInsertPos(ID, IP)))
887 return SDValue(N, 0);
889 N = NodeAllocator.Allocate<ConstantSDNode>();
890 new (N) ConstantSDNode(isT, &Val, EltVT);
891 CSEMap.InsertNode(N, IP);
892 AllNodes.push_back(N);
895 SDValue Result(N, 0);
897 SmallVector<SDValue, 8> Ops;
898 Ops.assign(VT.getVectorNumElements(), Result);
899 Result = getNode(ISD::BUILD_VECTOR, DebugLoc::getUnknownLoc(),
900 VT, &Ops[0], Ops.size());
905 SDValue SelectionDAG::getIntPtrConstant(uint64_t Val, bool isTarget) {
906 return getConstant(Val, TLI.getPointerTy(), isTarget);
910 SDValue SelectionDAG::getConstantFP(const APFloat& V, EVT VT, bool isTarget) {
911 return getConstantFP(*ConstantFP::get(*getContext(), V), VT, isTarget);
914 SDValue SelectionDAG::getConstantFP(const ConstantFP& V, EVT VT, bool isTarget){
915 assert(VT.isFloatingPoint() && "Cannot create integer FP constant!");
918 VT.isVector() ? VT.getVectorElementType() : VT;
920 // Do the map lookup using the actual bit pattern for the floating point
921 // value, so that we don't have problems with 0.0 comparing equal to -0.0, and
922 // we don't have issues with SNANs.
923 unsigned Opc = isTarget ? ISD::TargetConstantFP : ISD::ConstantFP;
925 AddNodeIDNode(ID, Opc, getVTList(EltVT), 0, 0);
929 if ((N = CSEMap.FindNodeOrInsertPos(ID, IP)))
931 return SDValue(N, 0);
933 N = NodeAllocator.Allocate<ConstantFPSDNode>();
934 new (N) ConstantFPSDNode(isTarget, &V, EltVT);
935 CSEMap.InsertNode(N, IP);
936 AllNodes.push_back(N);
939 SDValue Result(N, 0);
941 SmallVector<SDValue, 8> Ops;
942 Ops.assign(VT.getVectorNumElements(), Result);
943 // FIXME DebugLoc info might be appropriate here
944 Result = getNode(ISD::BUILD_VECTOR, DebugLoc::getUnknownLoc(),
945 VT, &Ops[0], Ops.size());
950 SDValue SelectionDAG::getConstantFP(double Val, EVT VT, bool isTarget) {
952 VT.isVector() ? VT.getVectorElementType() : VT;
954 return getConstantFP(APFloat((float)Val), VT, isTarget);
956 return getConstantFP(APFloat(Val), VT, isTarget);
959 SDValue SelectionDAG::getGlobalAddress(const GlobalValue *GV,
960 EVT VT, int64_t Offset,
962 unsigned char TargetFlags) {
963 assert((TargetFlags == 0 || isTargetGA) &&
964 "Cannot set target flags on target-independent globals");
966 // Truncate (with sign-extension) the offset value to the pointer size.
967 EVT PTy = TLI.getPointerTy();
968 unsigned BitWidth = PTy.getSizeInBits();
970 Offset = (Offset << (64 - BitWidth) >> (64 - BitWidth));
972 const GlobalVariable *GVar = dyn_cast<GlobalVariable>(GV);
974 // If GV is an alias then use the aliasee for determining thread-localness.
975 if (const GlobalAlias *GA = dyn_cast<GlobalAlias>(GV))
976 GVar = dyn_cast_or_null<GlobalVariable>(GA->resolveAliasedGlobal(false));
980 if (GVar && GVar->isThreadLocal())
981 Opc = isTargetGA ? ISD::TargetGlobalTLSAddress : ISD::GlobalTLSAddress;
983 Opc = isTargetGA ? ISD::TargetGlobalAddress : ISD::GlobalAddress;
986 AddNodeIDNode(ID, Opc, getVTList(VT), 0, 0);
988 ID.AddInteger(Offset);
989 ID.AddInteger(TargetFlags);
991 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
992 return SDValue(E, 0);
993 SDNode *N = NodeAllocator.Allocate<GlobalAddressSDNode>();
994 new (N) GlobalAddressSDNode(Opc, GV, VT, Offset, TargetFlags);
995 CSEMap.InsertNode(N, IP);
996 AllNodes.push_back(N);
997 return SDValue(N, 0);
1000 SDValue SelectionDAG::getFrameIndex(int FI, EVT VT, bool isTarget) {
1001 unsigned Opc = isTarget ? ISD::TargetFrameIndex : ISD::FrameIndex;
1002 FoldingSetNodeID ID;
1003 AddNodeIDNode(ID, Opc, getVTList(VT), 0, 0);
1006 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
1007 return SDValue(E, 0);
1008 SDNode *N = NodeAllocator.Allocate<FrameIndexSDNode>();
1009 new (N) FrameIndexSDNode(FI, VT, isTarget);
1010 CSEMap.InsertNode(N, IP);
1011 AllNodes.push_back(N);
1012 return SDValue(N, 0);
1015 SDValue SelectionDAG::getJumpTable(int JTI, EVT VT, bool isTarget,
1016 unsigned char TargetFlags) {
1017 assert((TargetFlags == 0 || isTarget) &&
1018 "Cannot set target flags on target-independent jump tables");
1019 unsigned Opc = isTarget ? ISD::TargetJumpTable : ISD::JumpTable;
1020 FoldingSetNodeID ID;
1021 AddNodeIDNode(ID, Opc, getVTList(VT), 0, 0);
1023 ID.AddInteger(TargetFlags);
1025 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
1026 return SDValue(E, 0);
1027 SDNode *N = NodeAllocator.Allocate<JumpTableSDNode>();
1028 new (N) JumpTableSDNode(JTI, VT, isTarget, TargetFlags);
1029 CSEMap.InsertNode(N, IP);
1030 AllNodes.push_back(N);
1031 return SDValue(N, 0);
1034 SDValue SelectionDAG::getConstantPool(Constant *C, EVT VT,
1035 unsigned Alignment, int Offset,
1037 unsigned char TargetFlags) {
1038 assert((TargetFlags == 0 || isTarget) &&
1039 "Cannot set target flags on target-independent globals");
1041 Alignment = TLI.getTargetData()->getPrefTypeAlignment(C->getType());
1042 unsigned Opc = isTarget ? ISD::TargetConstantPool : ISD::ConstantPool;
1043 FoldingSetNodeID ID;
1044 AddNodeIDNode(ID, Opc, getVTList(VT), 0, 0);
1045 ID.AddInteger(Alignment);
1046 ID.AddInteger(Offset);
1048 ID.AddInteger(TargetFlags);
1050 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
1051 return SDValue(E, 0);
1052 SDNode *N = NodeAllocator.Allocate<ConstantPoolSDNode>();
1053 new (N) ConstantPoolSDNode(isTarget, C, VT, Offset, Alignment, TargetFlags);
1054 CSEMap.InsertNode(N, IP);
1055 AllNodes.push_back(N);
1056 return SDValue(N, 0);
1060 SDValue SelectionDAG::getConstantPool(MachineConstantPoolValue *C, EVT VT,
1061 unsigned Alignment, int Offset,
1063 unsigned char TargetFlags) {
1064 assert((TargetFlags == 0 || isTarget) &&
1065 "Cannot set target flags on target-independent globals");
1067 Alignment = TLI.getTargetData()->getPrefTypeAlignment(C->getType());
1068 unsigned Opc = isTarget ? ISD::TargetConstantPool : ISD::ConstantPool;
1069 FoldingSetNodeID ID;
1070 AddNodeIDNode(ID, Opc, getVTList(VT), 0, 0);
1071 ID.AddInteger(Alignment);
1072 ID.AddInteger(Offset);
1073 C->AddSelectionDAGCSEId(ID);
1074 ID.AddInteger(TargetFlags);
1076 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
1077 return SDValue(E, 0);
1078 SDNode *N = NodeAllocator.Allocate<ConstantPoolSDNode>();
1079 new (N) ConstantPoolSDNode(isTarget, C, VT, Offset, Alignment, TargetFlags);
1080 CSEMap.InsertNode(N, IP);
1081 AllNodes.push_back(N);
1082 return SDValue(N, 0);
1085 SDValue SelectionDAG::getBasicBlock(MachineBasicBlock *MBB) {
1086 FoldingSetNodeID ID;
1087 AddNodeIDNode(ID, ISD::BasicBlock, getVTList(EVT::Other), 0, 0);
1090 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
1091 return SDValue(E, 0);
1092 SDNode *N = NodeAllocator.Allocate<BasicBlockSDNode>();
1093 new (N) BasicBlockSDNode(MBB);
1094 CSEMap.InsertNode(N, IP);
1095 AllNodes.push_back(N);
1096 return SDValue(N, 0);
1099 SDValue SelectionDAG::getValueType(EVT VT) {
1100 if (VT.isSimple() && (unsigned)VT.getSimpleVT() >= ValueTypeNodes.size())
1101 ValueTypeNodes.resize(VT.getSimpleVT()+1);
1103 SDNode *&N = VT.isExtended() ?
1104 ExtendedValueTypeNodes[VT] : ValueTypeNodes[VT.getSimpleVT()];
1106 if (N) return SDValue(N, 0);
1107 N = NodeAllocator.Allocate<VTSDNode>();
1108 new (N) VTSDNode(VT);
1109 AllNodes.push_back(N);
1110 return SDValue(N, 0);
1113 SDValue SelectionDAG::getExternalSymbol(const char *Sym, EVT VT) {
1114 SDNode *&N = ExternalSymbols[Sym];
1115 if (N) return SDValue(N, 0);
1116 N = NodeAllocator.Allocate<ExternalSymbolSDNode>();
1117 new (N) ExternalSymbolSDNode(false, Sym, 0, VT);
1118 AllNodes.push_back(N);
1119 return SDValue(N, 0);
1122 SDValue SelectionDAG::getTargetExternalSymbol(const char *Sym, EVT VT,
1123 unsigned char TargetFlags) {
1125 TargetExternalSymbols[std::pair<std::string,unsigned char>(Sym,
1127 if (N) return SDValue(N, 0);
1128 N = NodeAllocator.Allocate<ExternalSymbolSDNode>();
1129 new (N) ExternalSymbolSDNode(true, Sym, TargetFlags, VT);
1130 AllNodes.push_back(N);
1131 return SDValue(N, 0);
1134 SDValue SelectionDAG::getCondCode(ISD::CondCode Cond) {
1135 if ((unsigned)Cond >= CondCodeNodes.size())
1136 CondCodeNodes.resize(Cond+1);
1138 if (CondCodeNodes[Cond] == 0) {
1139 CondCodeSDNode *N = NodeAllocator.Allocate<CondCodeSDNode>();
1140 new (N) CondCodeSDNode(Cond);
1141 CondCodeNodes[Cond] = N;
1142 AllNodes.push_back(N);
1144 return SDValue(CondCodeNodes[Cond], 0);
1147 // commuteShuffle - swaps the values of N1 and N2, and swaps all indices in
1148 // the shuffle mask M that point at N1 to point at N2, and indices that point
1149 // N2 to point at N1.
1150 static void commuteShuffle(SDValue &N1, SDValue &N2, SmallVectorImpl<int> &M) {
1152 int NElts = M.size();
1153 for (int i = 0; i != NElts; ++i) {
1161 SDValue SelectionDAG::getVectorShuffle(EVT VT, DebugLoc dl, SDValue N1,
1162 SDValue N2, const int *Mask) {
1163 assert(N1.getValueType() == N2.getValueType() && "Invalid VECTOR_SHUFFLE");
1164 assert(VT.isVector() && N1.getValueType().isVector() &&
1165 "Vector Shuffle VTs must be a vectors");
1166 assert(VT.getVectorElementType() == N1.getValueType().getVectorElementType()
1167 && "Vector Shuffle VTs must have same element type");
1169 // Canonicalize shuffle undef, undef -> undef
1170 if (N1.getOpcode() == ISD::UNDEF && N2.getOpcode() == ISD::UNDEF)
1171 return getUNDEF(VT);
1173 // Validate that all indices in Mask are within the range of the elements
1174 // input to the shuffle.
1175 unsigned NElts = VT.getVectorNumElements();
1176 SmallVector<int, 8> MaskVec;
1177 for (unsigned i = 0; i != NElts; ++i) {
1178 assert(Mask[i] < (int)(NElts * 2) && "Index out of range");
1179 MaskVec.push_back(Mask[i]);
1182 // Canonicalize shuffle v, v -> v, undef
1185 for (unsigned i = 0; i != NElts; ++i)
1186 if (MaskVec[i] >= (int)NElts) MaskVec[i] -= NElts;
1189 // Canonicalize shuffle undef, v -> v, undef. Commute the shuffle mask.
1190 if (N1.getOpcode() == ISD::UNDEF)
1191 commuteShuffle(N1, N2, MaskVec);
1193 // Canonicalize all index into lhs, -> shuffle lhs, undef
1194 // Canonicalize all index into rhs, -> shuffle rhs, undef
1195 bool AllLHS = true, AllRHS = true;
1196 bool N2Undef = N2.getOpcode() == ISD::UNDEF;
1197 for (unsigned i = 0; i != NElts; ++i) {
1198 if (MaskVec[i] >= (int)NElts) {
1203 } else if (MaskVec[i] >= 0) {
1207 if (AllLHS && AllRHS)
1208 return getUNDEF(VT);
1209 if (AllLHS && !N2Undef)
1213 commuteShuffle(N1, N2, MaskVec);
1216 // If Identity shuffle, or all shuffle in to undef, return that node.
1217 bool AllUndef = true;
1218 bool Identity = true;
1219 for (unsigned i = 0; i != NElts; ++i) {
1220 if (MaskVec[i] >= 0 && MaskVec[i] != (int)i) Identity = false;
1221 if (MaskVec[i] >= 0) AllUndef = false;
1223 if (Identity && NElts == N1.getValueType().getVectorNumElements())
1226 return getUNDEF(VT);
1228 FoldingSetNodeID ID;
1229 SDValue Ops[2] = { N1, N2 };
1230 AddNodeIDNode(ID, ISD::VECTOR_SHUFFLE, getVTList(VT), Ops, 2);
1231 for (unsigned i = 0; i != NElts; ++i)
1232 ID.AddInteger(MaskVec[i]);
1235 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
1236 return SDValue(E, 0);
1238 // Allocate the mask array for the node out of the BumpPtrAllocator, since
1239 // SDNode doesn't have access to it. This memory will be "leaked" when
1240 // the node is deallocated, but recovered when the NodeAllocator is released.
1241 int *MaskAlloc = OperandAllocator.Allocate<int>(NElts);
1242 memcpy(MaskAlloc, &MaskVec[0], NElts * sizeof(int));
1244 ShuffleVectorSDNode *N = NodeAllocator.Allocate<ShuffleVectorSDNode>();
1245 new (N) ShuffleVectorSDNode(VT, dl, N1, N2, MaskAlloc);
1246 CSEMap.InsertNode(N, IP);
1247 AllNodes.push_back(N);
1248 return SDValue(N, 0);
1251 SDValue SelectionDAG::getConvertRndSat(EVT VT, DebugLoc dl,
1252 SDValue Val, SDValue DTy,
1253 SDValue STy, SDValue Rnd, SDValue Sat,
1254 ISD::CvtCode Code) {
1255 // If the src and dest types are the same and the conversion is between
1256 // integer types of the same sign or two floats, no conversion is necessary.
1258 (Code == ISD::CVT_UU || Code == ISD::CVT_SS || Code == ISD::CVT_FF))
1261 FoldingSetNodeID ID;
1263 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
1264 return SDValue(E, 0);
1265 CvtRndSatSDNode *N = NodeAllocator.Allocate<CvtRndSatSDNode>();
1266 SDValue Ops[] = { Val, DTy, STy, Rnd, Sat };
1267 new (N) CvtRndSatSDNode(VT, dl, Ops, 5, Code);
1268 CSEMap.InsertNode(N, IP);
1269 AllNodes.push_back(N);
1270 return SDValue(N, 0);
1273 SDValue SelectionDAG::getRegister(unsigned RegNo, EVT VT) {
1274 FoldingSetNodeID ID;
1275 AddNodeIDNode(ID, ISD::Register, getVTList(VT), 0, 0);
1276 ID.AddInteger(RegNo);
1278 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
1279 return SDValue(E, 0);
1280 SDNode *N = NodeAllocator.Allocate<RegisterSDNode>();
1281 new (N) RegisterSDNode(RegNo, VT);
1282 CSEMap.InsertNode(N, IP);
1283 AllNodes.push_back(N);
1284 return SDValue(N, 0);
1287 SDValue SelectionDAG::getDbgStopPoint(DebugLoc DL, SDValue Root,
1288 unsigned Line, unsigned Col,
1290 SDNode *N = NodeAllocator.Allocate<DbgStopPointSDNode>();
1291 new (N) DbgStopPointSDNode(Root, Line, Col, CU);
1293 AllNodes.push_back(N);
1294 return SDValue(N, 0);
1297 SDValue SelectionDAG::getLabel(unsigned Opcode, DebugLoc dl,
1300 FoldingSetNodeID ID;
1301 SDValue Ops[] = { Root };
1302 AddNodeIDNode(ID, Opcode, getVTList(EVT::Other), &Ops[0], 1);
1303 ID.AddInteger(LabelID);
1305 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
1306 return SDValue(E, 0);
1307 SDNode *N = NodeAllocator.Allocate<LabelSDNode>();
1308 new (N) LabelSDNode(Opcode, dl, Root, LabelID);
1309 CSEMap.InsertNode(N, IP);
1310 AllNodes.push_back(N);
1311 return SDValue(N, 0);
1314 SDValue SelectionDAG::getSrcValue(const Value *V) {
1315 assert((!V || isa<PointerType>(V->getType())) &&
1316 "SrcValue is not a pointer?");
1318 FoldingSetNodeID ID;
1319 AddNodeIDNode(ID, ISD::SRCVALUE, getVTList(EVT::Other), 0, 0);
1323 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
1324 return SDValue(E, 0);
1326 SDNode *N = NodeAllocator.Allocate<SrcValueSDNode>();
1327 new (N) SrcValueSDNode(V);
1328 CSEMap.InsertNode(N, IP);
1329 AllNodes.push_back(N);
1330 return SDValue(N, 0);
1333 SDValue SelectionDAG::getMemOperand(const MachineMemOperand &MO) {
1335 const Value *v = MO.getValue();
1336 assert((!v || isa<PointerType>(v->getType())) &&
1337 "SrcValue is not a pointer?");
1340 FoldingSetNodeID ID;
1341 AddNodeIDNode(ID, ISD::MEMOPERAND, getVTList(EVT::Other), 0, 0);
1345 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
1346 return SDValue(E, 0);
1348 SDNode *N = NodeAllocator.Allocate<MemOperandSDNode>();
1349 new (N) MemOperandSDNode(MO);
1350 CSEMap.InsertNode(N, IP);
1351 AllNodes.push_back(N);
1352 return SDValue(N, 0);
1355 /// getShiftAmountOperand - Return the specified value casted to
1356 /// the target's desired shift amount type.
1357 SDValue SelectionDAG::getShiftAmountOperand(SDValue Op) {
1358 EVT OpTy = Op.getValueType();
1359 EVT ShTy = TLI.getShiftAmountTy();
1360 if (OpTy == ShTy || OpTy.isVector()) return Op;
1362 ISD::NodeType Opcode = OpTy.bitsGT(ShTy) ? ISD::TRUNCATE : ISD::ZERO_EXTEND;
1363 return getNode(Opcode, Op.getDebugLoc(), ShTy, Op);
1366 /// CreateStackTemporary - Create a stack temporary, suitable for holding the
1367 /// specified value type.
1368 SDValue SelectionDAG::CreateStackTemporary(EVT VT, unsigned minAlign) {
1369 MachineFrameInfo *FrameInfo = getMachineFunction().getFrameInfo();
1370 unsigned ByteSize = VT.getStoreSizeInBits()/8;
1371 const Type *Ty = VT.getTypeForEVT();
1372 unsigned StackAlign =
1373 std::max((unsigned)TLI.getTargetData()->getPrefTypeAlignment(Ty), minAlign);
1375 int FrameIdx = FrameInfo->CreateStackObject(ByteSize, StackAlign);
1376 return getFrameIndex(FrameIdx, TLI.getPointerTy());
1379 /// CreateStackTemporary - Create a stack temporary suitable for holding
1380 /// either of the specified value types.
1381 SDValue SelectionDAG::CreateStackTemporary(EVT VT1, EVT VT2) {
1382 unsigned Bytes = std::max(VT1.getStoreSizeInBits(),
1383 VT2.getStoreSizeInBits())/8;
1384 const Type *Ty1 = VT1.getTypeForEVT();
1385 const Type *Ty2 = VT2.getTypeForEVT();
1386 const TargetData *TD = TLI.getTargetData();
1387 unsigned Align = std::max(TD->getPrefTypeAlignment(Ty1),
1388 TD->getPrefTypeAlignment(Ty2));
1390 MachineFrameInfo *FrameInfo = getMachineFunction().getFrameInfo();
1391 int FrameIdx = FrameInfo->CreateStackObject(Bytes, Align);
1392 return getFrameIndex(FrameIdx, TLI.getPointerTy());
1395 SDValue SelectionDAG::FoldSetCC(EVT VT, SDValue N1,
1396 SDValue N2, ISD::CondCode Cond, DebugLoc dl) {
1397 // These setcc operations always fold.
1401 case ISD::SETFALSE2: return getConstant(0, VT);
1403 case ISD::SETTRUE2: return getConstant(1, VT);
1415 assert(!N1.getValueType().isInteger() && "Illegal setcc for integer!");
1419 if (ConstantSDNode *N2C = dyn_cast<ConstantSDNode>(N2.getNode())) {
1420 const APInt &C2 = N2C->getAPIntValue();
1421 if (ConstantSDNode *N1C = dyn_cast<ConstantSDNode>(N1.getNode())) {
1422 const APInt &C1 = N1C->getAPIntValue();
1425 default: llvm_unreachable("Unknown integer setcc!");
1426 case ISD::SETEQ: return getConstant(C1 == C2, VT);
1427 case ISD::SETNE: return getConstant(C1 != C2, VT);
1428 case ISD::SETULT: return getConstant(C1.ult(C2), VT);
1429 case ISD::SETUGT: return getConstant(C1.ugt(C2), VT);
1430 case ISD::SETULE: return getConstant(C1.ule(C2), VT);
1431 case ISD::SETUGE: return getConstant(C1.uge(C2), VT);
1432 case ISD::SETLT: return getConstant(C1.slt(C2), VT);
1433 case ISD::SETGT: return getConstant(C1.sgt(C2), VT);
1434 case ISD::SETLE: return getConstant(C1.sle(C2), VT);
1435 case ISD::SETGE: return getConstant(C1.sge(C2), VT);
1439 if (ConstantFPSDNode *N1C = dyn_cast<ConstantFPSDNode>(N1.getNode())) {
1440 if (ConstantFPSDNode *N2C = dyn_cast<ConstantFPSDNode>(N2.getNode())) {
1441 // No compile time operations on this type yet.
1442 if (N1C->getValueType(0) == EVT::ppcf128)
1445 APFloat::cmpResult R = N1C->getValueAPF().compare(N2C->getValueAPF());
1448 case ISD::SETEQ: if (R==APFloat::cmpUnordered)
1449 return getUNDEF(VT);
1451 case ISD::SETOEQ: return getConstant(R==APFloat::cmpEqual, VT);
1452 case ISD::SETNE: if (R==APFloat::cmpUnordered)
1453 return getUNDEF(VT);
1455 case ISD::SETONE: return getConstant(R==APFloat::cmpGreaterThan ||
1456 R==APFloat::cmpLessThan, VT);
1457 case ISD::SETLT: if (R==APFloat::cmpUnordered)
1458 return getUNDEF(VT);
1460 case ISD::SETOLT: return getConstant(R==APFloat::cmpLessThan, VT);
1461 case ISD::SETGT: if (R==APFloat::cmpUnordered)
1462 return getUNDEF(VT);
1464 case ISD::SETOGT: return getConstant(R==APFloat::cmpGreaterThan, VT);
1465 case ISD::SETLE: if (R==APFloat::cmpUnordered)
1466 return getUNDEF(VT);
1468 case ISD::SETOLE: return getConstant(R==APFloat::cmpLessThan ||
1469 R==APFloat::cmpEqual, VT);
1470 case ISD::SETGE: if (R==APFloat::cmpUnordered)
1471 return getUNDEF(VT);
1473 case ISD::SETOGE: return getConstant(R==APFloat::cmpGreaterThan ||
1474 R==APFloat::cmpEqual, VT);
1475 case ISD::SETO: return getConstant(R!=APFloat::cmpUnordered, VT);
1476 case ISD::SETUO: return getConstant(R==APFloat::cmpUnordered, VT);
1477 case ISD::SETUEQ: return getConstant(R==APFloat::cmpUnordered ||
1478 R==APFloat::cmpEqual, VT);
1479 case ISD::SETUNE: return getConstant(R!=APFloat::cmpEqual, VT);
1480 case ISD::SETULT: return getConstant(R==APFloat::cmpUnordered ||
1481 R==APFloat::cmpLessThan, VT);
1482 case ISD::SETUGT: return getConstant(R==APFloat::cmpGreaterThan ||
1483 R==APFloat::cmpUnordered, VT);
1484 case ISD::SETULE: return getConstant(R!=APFloat::cmpGreaterThan, VT);
1485 case ISD::SETUGE: return getConstant(R!=APFloat::cmpLessThan, VT);
1488 // Ensure that the constant occurs on the RHS.
1489 return getSetCC(dl, VT, N2, N1, ISD::getSetCCSwappedOperands(Cond));
1493 // Could not fold it.
1497 /// SignBitIsZero - Return true if the sign bit of Op is known to be zero. We
1498 /// use this predicate to simplify operations downstream.
1499 bool SelectionDAG::SignBitIsZero(SDValue Op, unsigned Depth) const {
1500 // This predicate is not safe for vector operations.
1501 if (Op.getValueType().isVector())
1504 unsigned BitWidth = Op.getValueSizeInBits();
1505 return MaskedValueIsZero(Op, APInt::getSignBit(BitWidth), Depth);
1508 /// MaskedValueIsZero - Return true if 'V & Mask' is known to be zero. We use
1509 /// this predicate to simplify operations downstream. Mask is known to be zero
1510 /// for bits that V cannot have.
1511 bool SelectionDAG::MaskedValueIsZero(SDValue Op, const APInt &Mask,
1512 unsigned Depth) const {
1513 APInt KnownZero, KnownOne;
1514 ComputeMaskedBits(Op, Mask, KnownZero, KnownOne, Depth);
1515 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1516 return (KnownZero & Mask) == Mask;
1519 /// ComputeMaskedBits - Determine which of the bits specified in Mask are
1520 /// known to be either zero or one and return them in the KnownZero/KnownOne
1521 /// bitsets. This code only analyzes bits in Mask, in order to short-circuit
1523 void SelectionDAG::ComputeMaskedBits(SDValue Op, const APInt &Mask,
1524 APInt &KnownZero, APInt &KnownOne,
1525 unsigned Depth) const {
1526 unsigned BitWidth = Mask.getBitWidth();
1527 assert(BitWidth == Op.getValueType().getSizeInBits() &&
1528 "Mask size mismatches value type size!");
1530 KnownZero = KnownOne = APInt(BitWidth, 0); // Don't know anything.
1531 if (Depth == 6 || Mask == 0)
1532 return; // Limit search depth.
1534 APInt KnownZero2, KnownOne2;
1536 switch (Op.getOpcode()) {
1538 // We know all of the bits for a constant!
1539 KnownOne = cast<ConstantSDNode>(Op)->getAPIntValue() & Mask;
1540 KnownZero = ~KnownOne & Mask;
1543 // If either the LHS or the RHS are Zero, the result is zero.
1544 ComputeMaskedBits(Op.getOperand(1), Mask, KnownZero, KnownOne, Depth+1);
1545 ComputeMaskedBits(Op.getOperand(0), Mask & ~KnownZero,
1546 KnownZero2, KnownOne2, Depth+1);
1547 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1548 assert((KnownZero2 & KnownOne2) == 0 && "Bits known to be one AND zero?");
1550 // Output known-1 bits are only known if set in both the LHS & RHS.
1551 KnownOne &= KnownOne2;
1552 // Output known-0 are known to be clear if zero in either the LHS | RHS.
1553 KnownZero |= KnownZero2;
1556 ComputeMaskedBits(Op.getOperand(1), Mask, KnownZero, KnownOne, Depth+1);
1557 ComputeMaskedBits(Op.getOperand(0), Mask & ~KnownOne,
1558 KnownZero2, KnownOne2, Depth+1);
1559 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1560 assert((KnownZero2 & KnownOne2) == 0 && "Bits known to be one AND zero?");
1562 // Output known-0 bits are only known if clear in both the LHS & RHS.
1563 KnownZero &= KnownZero2;
1564 // Output known-1 are known to be set if set in either the LHS | RHS.
1565 KnownOne |= KnownOne2;
1568 ComputeMaskedBits(Op.getOperand(1), Mask, KnownZero, KnownOne, Depth+1);
1569 ComputeMaskedBits(Op.getOperand(0), Mask, KnownZero2, KnownOne2, Depth+1);
1570 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1571 assert((KnownZero2 & KnownOne2) == 0 && "Bits known to be one AND zero?");
1573 // Output known-0 bits are known if clear or set in both the LHS & RHS.
1574 APInt KnownZeroOut = (KnownZero & KnownZero2) | (KnownOne & KnownOne2);
1575 // Output known-1 are known to be set if set in only one of the LHS, RHS.
1576 KnownOne = (KnownZero & KnownOne2) | (KnownOne & KnownZero2);
1577 KnownZero = KnownZeroOut;
1581 APInt Mask2 = APInt::getAllOnesValue(BitWidth);
1582 ComputeMaskedBits(Op.getOperand(1), Mask2, KnownZero, KnownOne, Depth+1);
1583 ComputeMaskedBits(Op.getOperand(0), Mask2, KnownZero2, KnownOne2, Depth+1);
1584 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1585 assert((KnownZero2 & KnownOne2) == 0 && "Bits known to be one AND zero?");
1587 // If low bits are zero in either operand, output low known-0 bits.
1588 // Also compute a conserative estimate for high known-0 bits.
1589 // More trickiness is possible, but this is sufficient for the
1590 // interesting case of alignment computation.
1592 unsigned TrailZ = KnownZero.countTrailingOnes() +
1593 KnownZero2.countTrailingOnes();
1594 unsigned LeadZ = std::max(KnownZero.countLeadingOnes() +
1595 KnownZero2.countLeadingOnes(),
1596 BitWidth) - BitWidth;
1598 TrailZ = std::min(TrailZ, BitWidth);
1599 LeadZ = std::min(LeadZ, BitWidth);
1600 KnownZero = APInt::getLowBitsSet(BitWidth, TrailZ) |
1601 APInt::getHighBitsSet(BitWidth, LeadZ);
1606 // For the purposes of computing leading zeros we can conservatively
1607 // treat a udiv as a logical right shift by the power of 2 known to
1608 // be less than the denominator.
1609 APInt AllOnes = APInt::getAllOnesValue(BitWidth);
1610 ComputeMaskedBits(Op.getOperand(0),
1611 AllOnes, KnownZero2, KnownOne2, Depth+1);
1612 unsigned LeadZ = KnownZero2.countLeadingOnes();
1616 ComputeMaskedBits(Op.getOperand(1),
1617 AllOnes, KnownZero2, KnownOne2, Depth+1);
1618 unsigned RHSUnknownLeadingOnes = KnownOne2.countLeadingZeros();
1619 if (RHSUnknownLeadingOnes != BitWidth)
1620 LeadZ = std::min(BitWidth,
1621 LeadZ + BitWidth - RHSUnknownLeadingOnes - 1);
1623 KnownZero = APInt::getHighBitsSet(BitWidth, LeadZ) & Mask;
1627 ComputeMaskedBits(Op.getOperand(2), Mask, KnownZero, KnownOne, Depth+1);
1628 ComputeMaskedBits(Op.getOperand(1), Mask, KnownZero2, KnownOne2, Depth+1);
1629 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1630 assert((KnownZero2 & KnownOne2) == 0 && "Bits known to be one AND zero?");
1632 // Only known if known in both the LHS and RHS.
1633 KnownOne &= KnownOne2;
1634 KnownZero &= KnownZero2;
1636 case ISD::SELECT_CC:
1637 ComputeMaskedBits(Op.getOperand(3), Mask, KnownZero, KnownOne, Depth+1);
1638 ComputeMaskedBits(Op.getOperand(2), Mask, KnownZero2, KnownOne2, Depth+1);
1639 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1640 assert((KnownZero2 & KnownOne2) == 0 && "Bits known to be one AND zero?");
1642 // Only known if known in both the LHS and RHS.
1643 KnownOne &= KnownOne2;
1644 KnownZero &= KnownZero2;
1652 if (Op.getResNo() != 1)
1654 // The boolean result conforms to getBooleanContents. Fall through.
1656 // If we know the result of a setcc has the top bits zero, use this info.
1657 if (TLI.getBooleanContents() == TargetLowering::ZeroOrOneBooleanContent &&
1659 KnownZero |= APInt::getHighBitsSet(BitWidth, BitWidth - 1);
1662 // (shl X, C1) & C2 == 0 iff (X & C2 >>u C1) == 0
1663 if (ConstantSDNode *SA = dyn_cast<ConstantSDNode>(Op.getOperand(1))) {
1664 unsigned ShAmt = SA->getZExtValue();
1666 // If the shift count is an invalid immediate, don't do anything.
1667 if (ShAmt >= BitWidth)
1670 ComputeMaskedBits(Op.getOperand(0), Mask.lshr(ShAmt),
1671 KnownZero, KnownOne, Depth+1);
1672 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1673 KnownZero <<= ShAmt;
1675 // low bits known zero.
1676 KnownZero |= APInt::getLowBitsSet(BitWidth, ShAmt);
1680 // (ushr X, C1) & C2 == 0 iff (-1 >> C1) & C2 == 0
1681 if (ConstantSDNode *SA = dyn_cast<ConstantSDNode>(Op.getOperand(1))) {
1682 unsigned ShAmt = SA->getZExtValue();
1684 // If the shift count is an invalid immediate, don't do anything.
1685 if (ShAmt >= BitWidth)
1688 ComputeMaskedBits(Op.getOperand(0), (Mask << ShAmt),
1689 KnownZero, KnownOne, Depth+1);
1690 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1691 KnownZero = KnownZero.lshr(ShAmt);
1692 KnownOne = KnownOne.lshr(ShAmt);
1694 APInt HighBits = APInt::getHighBitsSet(BitWidth, ShAmt) & Mask;
1695 KnownZero |= HighBits; // High bits known zero.
1699 if (ConstantSDNode *SA = dyn_cast<ConstantSDNode>(Op.getOperand(1))) {
1700 unsigned ShAmt = SA->getZExtValue();
1702 // If the shift count is an invalid immediate, don't do anything.
1703 if (ShAmt >= BitWidth)
1706 APInt InDemandedMask = (Mask << ShAmt);
1707 // If any of the demanded bits are produced by the sign extension, we also
1708 // demand the input sign bit.
1709 APInt HighBits = APInt::getHighBitsSet(BitWidth, ShAmt) & Mask;
1710 if (HighBits.getBoolValue())
1711 InDemandedMask |= APInt::getSignBit(BitWidth);
1713 ComputeMaskedBits(Op.getOperand(0), InDemandedMask, KnownZero, KnownOne,
1715 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1716 KnownZero = KnownZero.lshr(ShAmt);
1717 KnownOne = KnownOne.lshr(ShAmt);
1719 // Handle the sign bits.
1720 APInt SignBit = APInt::getSignBit(BitWidth);
1721 SignBit = SignBit.lshr(ShAmt); // Adjust to where it is now in the mask.
1723 if (KnownZero.intersects(SignBit)) {
1724 KnownZero |= HighBits; // New bits are known zero.
1725 } else if (KnownOne.intersects(SignBit)) {
1726 KnownOne |= HighBits; // New bits are known one.
1730 case ISD::SIGN_EXTEND_INREG: {
1731 EVT EVT = cast<VTSDNode>(Op.getOperand(1))->getVT();
1732 unsigned EBits = EVT.getSizeInBits();
1734 // Sign extension. Compute the demanded bits in the result that are not
1735 // present in the input.
1736 APInt NewBits = APInt::getHighBitsSet(BitWidth, BitWidth - EBits) & Mask;
1738 APInt InSignBit = APInt::getSignBit(EBits);
1739 APInt InputDemandedBits = Mask & APInt::getLowBitsSet(BitWidth, EBits);
1741 // If the sign extended bits are demanded, we know that the sign
1743 InSignBit.zext(BitWidth);
1744 if (NewBits.getBoolValue())
1745 InputDemandedBits |= InSignBit;
1747 ComputeMaskedBits(Op.getOperand(0), InputDemandedBits,
1748 KnownZero, KnownOne, Depth+1);
1749 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1751 // If the sign bit of the input is known set or clear, then we know the
1752 // top bits of the result.
1753 if (KnownZero.intersects(InSignBit)) { // Input sign bit known clear
1754 KnownZero |= NewBits;
1755 KnownOne &= ~NewBits;
1756 } else if (KnownOne.intersects(InSignBit)) { // Input sign bit known set
1757 KnownOne |= NewBits;
1758 KnownZero &= ~NewBits;
1759 } else { // Input sign bit unknown
1760 KnownZero &= ~NewBits;
1761 KnownOne &= ~NewBits;
1768 unsigned LowBits = Log2_32(BitWidth)+1;
1769 KnownZero = APInt::getHighBitsSet(BitWidth, BitWidth - LowBits);
1774 if (ISD::isZEXTLoad(Op.getNode())) {
1775 LoadSDNode *LD = cast<LoadSDNode>(Op);
1776 EVT VT = LD->getMemoryVT();
1777 unsigned MemBits = VT.getSizeInBits();
1778 KnownZero |= APInt::getHighBitsSet(BitWidth, BitWidth - MemBits) & Mask;
1782 case ISD::ZERO_EXTEND: {
1783 EVT InVT = Op.getOperand(0).getValueType();
1784 unsigned InBits = InVT.getSizeInBits();
1785 APInt NewBits = APInt::getHighBitsSet(BitWidth, BitWidth - InBits) & Mask;
1786 APInt InMask = Mask;
1787 InMask.trunc(InBits);
1788 KnownZero.trunc(InBits);
1789 KnownOne.trunc(InBits);
1790 ComputeMaskedBits(Op.getOperand(0), InMask, KnownZero, KnownOne, Depth+1);
1791 KnownZero.zext(BitWidth);
1792 KnownOne.zext(BitWidth);
1793 KnownZero |= NewBits;
1796 case ISD::SIGN_EXTEND: {
1797 EVT InVT = Op.getOperand(0).getValueType();
1798 unsigned InBits = InVT.getSizeInBits();
1799 APInt InSignBit = APInt::getSignBit(InBits);
1800 APInt NewBits = APInt::getHighBitsSet(BitWidth, BitWidth - InBits) & Mask;
1801 APInt InMask = Mask;
1802 InMask.trunc(InBits);
1804 // If any of the sign extended bits are demanded, we know that the sign
1805 // bit is demanded. Temporarily set this bit in the mask for our callee.
1806 if (NewBits.getBoolValue())
1807 InMask |= InSignBit;
1809 KnownZero.trunc(InBits);
1810 KnownOne.trunc(InBits);
1811 ComputeMaskedBits(Op.getOperand(0), InMask, KnownZero, KnownOne, Depth+1);
1813 // Note if the sign bit is known to be zero or one.
1814 bool SignBitKnownZero = KnownZero.isNegative();
1815 bool SignBitKnownOne = KnownOne.isNegative();
1816 assert(!(SignBitKnownZero && SignBitKnownOne) &&
1817 "Sign bit can't be known to be both zero and one!");
1819 // If the sign bit wasn't actually demanded by our caller, we don't
1820 // want it set in the KnownZero and KnownOne result values. Reset the
1821 // mask and reapply it to the result values.
1823 InMask.trunc(InBits);
1824 KnownZero &= InMask;
1827 KnownZero.zext(BitWidth);
1828 KnownOne.zext(BitWidth);
1830 // If the sign bit is known zero or one, the top bits match.
1831 if (SignBitKnownZero)
1832 KnownZero |= NewBits;
1833 else if (SignBitKnownOne)
1834 KnownOne |= NewBits;
1837 case ISD::ANY_EXTEND: {
1838 EVT InVT = Op.getOperand(0).getValueType();
1839 unsigned InBits = InVT.getSizeInBits();
1840 APInt InMask = Mask;
1841 InMask.trunc(InBits);
1842 KnownZero.trunc(InBits);
1843 KnownOne.trunc(InBits);
1844 ComputeMaskedBits(Op.getOperand(0), InMask, KnownZero, KnownOne, Depth+1);
1845 KnownZero.zext(BitWidth);
1846 KnownOne.zext(BitWidth);
1849 case ISD::TRUNCATE: {
1850 EVT InVT = Op.getOperand(0).getValueType();
1851 unsigned InBits = InVT.getSizeInBits();
1852 APInt InMask = Mask;
1853 InMask.zext(InBits);
1854 KnownZero.zext(InBits);
1855 KnownOne.zext(InBits);
1856 ComputeMaskedBits(Op.getOperand(0), InMask, KnownZero, KnownOne, Depth+1);
1857 assert((KnownZero & KnownOne) == 0 && "Bits known to be one AND zero?");
1858 KnownZero.trunc(BitWidth);
1859 KnownOne.trunc(BitWidth);
1862 case ISD::AssertZext: {
1863 EVT VT = cast<VTSDNode>(Op.getOperand(1))->getVT();
1864 APInt InMask = APInt::getLowBitsSet(BitWidth, VT.getSizeInBits());
1865 ComputeMaskedBits(Op.getOperand(0), Mask & InMask, KnownZero,
1867 KnownZero |= (~InMask) & Mask;
1871 // All bits are zero except the low bit.
1872 KnownZero = APInt::getHighBitsSet(BitWidth, BitWidth - 1);
1876 if (ConstantSDNode *CLHS = dyn_cast<ConstantSDNode>(Op.getOperand(0))) {
1877 // We know that the top bits of C-X are clear if X contains less bits
1878 // than C (i.e. no wrap-around can happen). For example, 20-X is
1879 // positive if we can prove that X is >= 0 and < 16.
1880 if (CLHS->getAPIntValue().isNonNegative()) {
1881 unsigned NLZ = (CLHS->getAPIntValue()+1).countLeadingZeros();
1882 // NLZ can't be BitWidth with no sign bit
1883 APInt MaskV = APInt::getHighBitsSet(BitWidth, NLZ+1);
1884 ComputeMaskedBits(Op.getOperand(1), MaskV, KnownZero2, KnownOne2,
1887 // If all of the MaskV bits are known to be zero, then we know the
1888 // output top bits are zero, because we now know that the output is
1890 if ((KnownZero2 & MaskV) == MaskV) {
1891 unsigned NLZ2 = CLHS->getAPIntValue().countLeadingZeros();
1892 // Top bits known zero.
1893 KnownZero = APInt::getHighBitsSet(BitWidth, NLZ2) & Mask;
1900 // Output known-0 bits are known if clear or set in both the low clear bits
1901 // common to both LHS & RHS. For example, 8+(X<<3) is known to have the
1902 // low 3 bits clear.
1903 APInt Mask2 = APInt::getLowBitsSet(BitWidth, Mask.countTrailingOnes());
1904 ComputeMaskedBits(Op.getOperand(0), Mask2, KnownZero2, KnownOne2, Depth+1);
1905 assert((KnownZero2 & KnownOne2) == 0 && "Bits known to be one AND zero?");
1906 unsigned KnownZeroOut = KnownZero2.countTrailingOnes();
1908 ComputeMaskedBits(Op.getOperand(1), Mask2, KnownZero2, KnownOne2, Depth+1);
1909 assert((KnownZero2 & KnownOne2) == 0 && "Bits known to be one AND zero?");
1910 KnownZeroOut = std::min(KnownZeroOut,
1911 KnownZero2.countTrailingOnes());
1913 KnownZero |= APInt::getLowBitsSet(BitWidth, KnownZeroOut);
1917 if (ConstantSDNode *Rem = dyn_cast<ConstantSDNode>(Op.getOperand(1))) {
1918 const APInt &RA = Rem->getAPIntValue();
1919 if (RA.isPowerOf2() || (-RA).isPowerOf2()) {
1920 APInt LowBits = RA.isStrictlyPositive() ? (RA - 1) : ~RA;
1921 APInt Mask2 = LowBits | APInt::getSignBit(BitWidth);
1922 ComputeMaskedBits(Op.getOperand(0), Mask2,KnownZero2,KnownOne2,Depth+1);
1924 // If the sign bit of the first operand is zero, the sign bit of
1925 // the result is zero. If the first operand has no one bits below
1926 // the second operand's single 1 bit, its sign will be zero.
1927 if (KnownZero2[BitWidth-1] || ((KnownZero2 & LowBits) == LowBits))
1928 KnownZero2 |= ~LowBits;
1930 KnownZero |= KnownZero2 & Mask;
1932 assert((KnownZero & KnownOne) == 0&&"Bits known to be one AND zero?");
1937 if (ConstantSDNode *Rem = dyn_cast<ConstantSDNode>(Op.getOperand(1))) {
1938 const APInt &RA = Rem->getAPIntValue();
1939 if (RA.isPowerOf2()) {
1940 APInt LowBits = (RA - 1);
1941 APInt Mask2 = LowBits & Mask;
1942 KnownZero |= ~LowBits & Mask;
1943 ComputeMaskedBits(Op.getOperand(0), Mask2, KnownZero, KnownOne,Depth+1);
1944 assert((KnownZero & KnownOne) == 0&&"Bits known to be one AND zero?");
1949 // Since the result is less than or equal to either operand, any leading
1950 // zero bits in either operand must also exist in the result.
1951 APInt AllOnes = APInt::getAllOnesValue(BitWidth);
1952 ComputeMaskedBits(Op.getOperand(0), AllOnes, KnownZero, KnownOne,
1954 ComputeMaskedBits(Op.getOperand(1), AllOnes, KnownZero2, KnownOne2,
1957 uint32_t Leaders = std::max(KnownZero.countLeadingOnes(),
1958 KnownZero2.countLeadingOnes());
1960 KnownZero = APInt::getHighBitsSet(BitWidth, Leaders) & Mask;
1964 // Allow the target to implement this method for its nodes.
1965 if (Op.getOpcode() >= ISD::BUILTIN_OP_END) {
1966 case ISD::INTRINSIC_WO_CHAIN:
1967 case ISD::INTRINSIC_W_CHAIN:
1968 case ISD::INTRINSIC_VOID:
1969 TLI.computeMaskedBitsForTargetNode(Op, Mask, KnownZero, KnownOne, *this,
1976 /// ComputeNumSignBits - Return the number of times the sign bit of the
1977 /// register is replicated into the other bits. We know that at least 1 bit
1978 /// is always equal to the sign bit (itself), but other cases can give us
1979 /// information. For example, immediately after an "SRA X, 2", we know that
1980 /// the top 3 bits are all equal to each other, so we return 3.
1981 unsigned SelectionDAG::ComputeNumSignBits(SDValue Op, unsigned Depth) const{
1982 EVT VT = Op.getValueType();
1983 assert(VT.isInteger() && "Invalid VT!");
1984 unsigned VTBits = VT.getSizeInBits();
1986 unsigned FirstAnswer = 1;
1989 return 1; // Limit search depth.
1991 switch (Op.getOpcode()) {
1993 case ISD::AssertSext:
1994 Tmp = cast<VTSDNode>(Op.getOperand(1))->getVT().getSizeInBits();
1995 return VTBits-Tmp+1;
1996 case ISD::AssertZext:
1997 Tmp = cast<VTSDNode>(Op.getOperand(1))->getVT().getSizeInBits();
2000 case ISD::Constant: {
2001 const APInt &Val = cast<ConstantSDNode>(Op)->getAPIntValue();
2002 // If negative, return # leading ones.
2003 if (Val.isNegative())
2004 return Val.countLeadingOnes();
2006 // Return # leading zeros.
2007 return Val.countLeadingZeros();
2010 case ISD::SIGN_EXTEND:
2011 Tmp = VTBits-Op.getOperand(0).getValueType().getSizeInBits();
2012 return ComputeNumSignBits(Op.getOperand(0), Depth+1) + Tmp;
2014 case ISD::SIGN_EXTEND_INREG:
2015 // Max of the input and what this extends.
2016 Tmp = cast<VTSDNode>(Op.getOperand(1))->getVT().getSizeInBits();
2019 Tmp2 = ComputeNumSignBits(Op.getOperand(0), Depth+1);
2020 return std::max(Tmp, Tmp2);
2023 Tmp = ComputeNumSignBits(Op.getOperand(0), Depth+1);
2024 // SRA X, C -> adds C sign bits.
2025 if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op.getOperand(1))) {
2026 Tmp += C->getZExtValue();
2027 if (Tmp > VTBits) Tmp = VTBits;
2031 if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op.getOperand(1))) {
2032 // shl destroys sign bits.
2033 Tmp = ComputeNumSignBits(Op.getOperand(0), Depth+1);
2034 if (C->getZExtValue() >= VTBits || // Bad shift.
2035 C->getZExtValue() >= Tmp) break; // Shifted all sign bits out.
2036 return Tmp - C->getZExtValue();
2041 case ISD::XOR: // NOT is handled here.
2042 // Logical binary ops preserve the number of sign bits at the worst.
2043 Tmp = ComputeNumSignBits(Op.getOperand(0), Depth+1);
2045 Tmp2 = ComputeNumSignBits(Op.getOperand(1), Depth+1);
2046 FirstAnswer = std::min(Tmp, Tmp2);
2047 // We computed what we know about the sign bits as our first
2048 // answer. Now proceed to the generic code that uses
2049 // ComputeMaskedBits, and pick whichever answer is better.
2054 Tmp = ComputeNumSignBits(Op.getOperand(1), Depth+1);
2055 if (Tmp == 1) return 1; // Early out.
2056 Tmp2 = ComputeNumSignBits(Op.getOperand(2), Depth+1);
2057 return std::min(Tmp, Tmp2);
2065 if (Op.getResNo() != 1)
2067 // The boolean result conforms to getBooleanContents. Fall through.
2069 // If setcc returns 0/-1, all bits are sign bits.
2070 if (TLI.getBooleanContents() ==
2071 TargetLowering::ZeroOrNegativeOneBooleanContent)
2076 if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op.getOperand(1))) {
2077 unsigned RotAmt = C->getZExtValue() & (VTBits-1);
2079 // Handle rotate right by N like a rotate left by 32-N.
2080 if (Op.getOpcode() == ISD::ROTR)
2081 RotAmt = (VTBits-RotAmt) & (VTBits-1);
2083 // If we aren't rotating out all of the known-in sign bits, return the
2084 // number that are left. This handles rotl(sext(x), 1) for example.
2085 Tmp = ComputeNumSignBits(Op.getOperand(0), Depth+1);
2086 if (Tmp > RotAmt+1) return Tmp-RotAmt;
2090 // Add can have at most one carry bit. Thus we know that the output
2091 // is, at worst, one more bit than the inputs.
2092 Tmp = ComputeNumSignBits(Op.getOperand(0), Depth+1);
2093 if (Tmp == 1) return 1; // Early out.
2095 // Special case decrementing a value (ADD X, -1):
2096 if (ConstantSDNode *CRHS = dyn_cast<ConstantSDNode>(Op.getOperand(1)))
2097 if (CRHS->isAllOnesValue()) {
2098 APInt KnownZero, KnownOne;
2099 APInt Mask = APInt::getAllOnesValue(VTBits);
2100 ComputeMaskedBits(Op.getOperand(0), Mask, KnownZero, KnownOne, Depth+1);
2102 // If the input is known to be 0 or 1, the output is 0/-1, which is all
2104 if ((KnownZero | APInt(VTBits, 1)) == Mask)
2107 // If we are subtracting one from a positive number, there is no carry
2108 // out of the result.
2109 if (KnownZero.isNegative())
2113 Tmp2 = ComputeNumSignBits(Op.getOperand(1), Depth+1);
2114 if (Tmp2 == 1) return 1;
2115 return std::min(Tmp, Tmp2)-1;
2119 Tmp2 = ComputeNumSignBits(Op.getOperand(1), Depth+1);
2120 if (Tmp2 == 1) return 1;
2123 if (ConstantSDNode *CLHS = dyn_cast<ConstantSDNode>(Op.getOperand(0)))
2124 if (CLHS->isNullValue()) {
2125 APInt KnownZero, KnownOne;
2126 APInt Mask = APInt::getAllOnesValue(VTBits);
2127 ComputeMaskedBits(Op.getOperand(1), Mask, KnownZero, KnownOne, Depth+1);
2128 // If the input is known to be 0 or 1, the output is 0/-1, which is all
2130 if ((KnownZero | APInt(VTBits, 1)) == Mask)
2133 // If the input is known to be positive (the sign bit is known clear),
2134 // the output of the NEG has the same number of sign bits as the input.
2135 if (KnownZero.isNegative())
2138 // Otherwise, we treat this like a SUB.
2141 // Sub can have at most one carry bit. Thus we know that the output
2142 // is, at worst, one more bit than the inputs.
2143 Tmp = ComputeNumSignBits(Op.getOperand(0), Depth+1);
2144 if (Tmp == 1) return 1; // Early out.
2145 return std::min(Tmp, Tmp2)-1;
2148 // FIXME: it's tricky to do anything useful for this, but it is an important
2149 // case for targets like X86.
2153 // Handle LOADX separately here. EXTLOAD case will fallthrough.
2154 if (Op.getOpcode() == ISD::LOAD) {
2155 LoadSDNode *LD = cast<LoadSDNode>(Op);
2156 unsigned ExtType = LD->getExtensionType();
2159 case ISD::SEXTLOAD: // '17' bits known
2160 Tmp = LD->getMemoryVT().getSizeInBits();
2161 return VTBits-Tmp+1;
2162 case ISD::ZEXTLOAD: // '16' bits known
2163 Tmp = LD->getMemoryVT().getSizeInBits();
2168 // Allow the target to implement this method for its nodes.
2169 if (Op.getOpcode() >= ISD::BUILTIN_OP_END ||
2170 Op.getOpcode() == ISD::INTRINSIC_WO_CHAIN ||
2171 Op.getOpcode() == ISD::INTRINSIC_W_CHAIN ||
2172 Op.getOpcode() == ISD::INTRINSIC_VOID) {
2173 unsigned NumBits = TLI.ComputeNumSignBitsForTargetNode(Op, Depth);
2174 if (NumBits > 1) FirstAnswer = std::max(FirstAnswer, NumBits);
2177 // Finally, if we can prove that the top bits of the result are 0's or 1's,
2178 // use this information.
2179 APInt KnownZero, KnownOne;
2180 APInt Mask = APInt::getAllOnesValue(VTBits);
2181 ComputeMaskedBits(Op, Mask, KnownZero, KnownOne, Depth);
2183 if (KnownZero.isNegative()) { // sign bit is 0
2185 } else if (KnownOne.isNegative()) { // sign bit is 1;
2192 // Okay, we know that the sign bit in Mask is set. Use CLZ to determine
2193 // the number of identical bits in the top of the input value.
2195 Mask <<= Mask.getBitWidth()-VTBits;
2196 // Return # leading zeros. We use 'min' here in case Val was zero before
2197 // shifting. We don't want to return '64' as for an i32 "0".
2198 return std::max(FirstAnswer, std::min(VTBits, Mask.countLeadingZeros()));
2202 bool SelectionDAG::isVerifiedDebugInfoDesc(SDValue Op) const {
2203 GlobalAddressSDNode *GA = dyn_cast<GlobalAddressSDNode>(Op);
2204 if (!GA) return false;
2205 if (GA->getOffset() != 0) return false;
2206 GlobalVariable *GV = dyn_cast<GlobalVariable>(GA->getGlobal());
2207 if (!GV) return false;
2208 MachineModuleInfo *MMI = getMachineModuleInfo();
2209 return MMI && MMI->hasDebugInfo();
2213 /// getShuffleScalarElt - Returns the scalar element that will make up the ith
2214 /// element of the result of the vector shuffle.
2215 SDValue SelectionDAG::getShuffleScalarElt(const ShuffleVectorSDNode *N,
2217 EVT VT = N->getValueType(0);
2218 DebugLoc dl = N->getDebugLoc();
2219 if (N->getMaskElt(i) < 0)
2220 return getUNDEF(VT.getVectorElementType());
2221 unsigned Index = N->getMaskElt(i);
2222 unsigned NumElems = VT.getVectorNumElements();
2223 SDValue V = (Index < NumElems) ? N->getOperand(0) : N->getOperand(1);
2226 if (V.getOpcode() == ISD::BIT_CONVERT) {
2227 V = V.getOperand(0);
2228 EVT VVT = V.getValueType();
2229 if (!VVT.isVector() || VVT.getVectorNumElements() != (unsigned)NumElems)
2232 if (V.getOpcode() == ISD::SCALAR_TO_VECTOR)
2233 return (Index == 0) ? V.getOperand(0)
2234 : getUNDEF(VT.getVectorElementType());
2235 if (V.getOpcode() == ISD::BUILD_VECTOR)
2236 return V.getOperand(Index);
2237 if (const ShuffleVectorSDNode *SVN = dyn_cast<ShuffleVectorSDNode>(V))
2238 return getShuffleScalarElt(SVN, Index);
2243 /// getNode - Gets or creates the specified node.
2245 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT) {
2246 FoldingSetNodeID ID;
2247 AddNodeIDNode(ID, Opcode, getVTList(VT), 0, 0);
2249 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
2250 return SDValue(E, 0);
2251 SDNode *N = NodeAllocator.Allocate<SDNode>();
2252 new (N) SDNode(Opcode, DL, getVTList(VT));
2253 CSEMap.InsertNode(N, IP);
2255 AllNodes.push_back(N);
2259 return SDValue(N, 0);
2262 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL,
2263 EVT VT, SDValue Operand) {
2264 // Constant fold unary operations with an integer constant operand.
2265 if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Operand.getNode())) {
2266 const APInt &Val = C->getAPIntValue();
2267 unsigned BitWidth = VT.getSizeInBits();
2270 case ISD::SIGN_EXTEND:
2271 return getConstant(APInt(Val).sextOrTrunc(BitWidth), VT);
2272 case ISD::ANY_EXTEND:
2273 case ISD::ZERO_EXTEND:
2275 return getConstant(APInt(Val).zextOrTrunc(BitWidth), VT);
2276 case ISD::UINT_TO_FP:
2277 case ISD::SINT_TO_FP: {
2278 const uint64_t zero[] = {0, 0};
2279 // No compile time operations on this type.
2280 if (VT==EVT::ppcf128)
2282 APFloat apf = APFloat(APInt(BitWidth, 2, zero));
2283 (void)apf.convertFromAPInt(Val,
2284 Opcode==ISD::SINT_TO_FP,
2285 APFloat::rmNearestTiesToEven);
2286 return getConstantFP(apf, VT);
2288 case ISD::BIT_CONVERT:
2289 if (VT == EVT::f32 && C->getValueType(0) == EVT::i32)
2290 return getConstantFP(Val.bitsToFloat(), VT);
2291 else if (VT == EVT::f64 && C->getValueType(0) == EVT::i64)
2292 return getConstantFP(Val.bitsToDouble(), VT);
2295 return getConstant(Val.byteSwap(), VT);
2297 return getConstant(Val.countPopulation(), VT);
2299 return getConstant(Val.countLeadingZeros(), VT);
2301 return getConstant(Val.countTrailingZeros(), VT);
2305 // Constant fold unary operations with a floating point constant operand.
2306 if (ConstantFPSDNode *C = dyn_cast<ConstantFPSDNode>(Operand.getNode())) {
2307 APFloat V = C->getValueAPF(); // make copy
2308 if (VT != EVT::ppcf128 && Operand.getValueType() != EVT::ppcf128) {
2312 return getConstantFP(V, VT);
2315 return getConstantFP(V, VT);
2317 case ISD::FP_EXTEND: {
2319 // This can return overflow, underflow, or inexact; we don't care.
2320 // FIXME need to be more flexible about rounding mode.
2321 (void)V.convert(*EVTToAPFloatSemantics(VT),
2322 APFloat::rmNearestTiesToEven, &ignored);
2323 return getConstantFP(V, VT);
2325 case ISD::FP_TO_SINT:
2326 case ISD::FP_TO_UINT: {
2329 assert(integerPartWidth >= 64);
2330 // FIXME need to be more flexible about rounding mode.
2331 APFloat::opStatus s = V.convertToInteger(x, VT.getSizeInBits(),
2332 Opcode==ISD::FP_TO_SINT,
2333 APFloat::rmTowardZero, &ignored);
2334 if (s==APFloat::opInvalidOp) // inexact is OK, in fact usual
2336 APInt api(VT.getSizeInBits(), 2, x);
2337 return getConstant(api, VT);
2339 case ISD::BIT_CONVERT:
2340 if (VT == EVT::i32 && C->getValueType(0) == EVT::f32)
2341 return getConstant((uint32_t)V.bitcastToAPInt().getZExtValue(), VT);
2342 else if (VT == EVT::i64 && C->getValueType(0) == EVT::f64)
2343 return getConstant(V.bitcastToAPInt().getZExtValue(), VT);
2349 unsigned OpOpcode = Operand.getNode()->getOpcode();
2351 case ISD::TokenFactor:
2352 case ISD::MERGE_VALUES:
2353 case ISD::CONCAT_VECTORS:
2354 return Operand; // Factor, merge or concat of one node? No need.
2355 case ISD::FP_ROUND: llvm_unreachable("Invalid method to make FP_ROUND node");
2356 case ISD::FP_EXTEND:
2357 assert(VT.isFloatingPoint() &&
2358 Operand.getValueType().isFloatingPoint() && "Invalid FP cast!");
2359 if (Operand.getValueType() == VT) return Operand; // noop conversion.
2360 if (Operand.getOpcode() == ISD::UNDEF)
2361 return getUNDEF(VT);
2363 case ISD::SIGN_EXTEND:
2364 assert(VT.isInteger() && Operand.getValueType().isInteger() &&
2365 "Invalid SIGN_EXTEND!");
2366 if (Operand.getValueType() == VT) return Operand; // noop extension
2367 assert(Operand.getValueType().bitsLT(VT)
2368 && "Invalid sext node, dst < src!");
2369 if (OpOpcode == ISD::SIGN_EXTEND || OpOpcode == ISD::ZERO_EXTEND)
2370 return getNode(OpOpcode, DL, VT, Operand.getNode()->getOperand(0));
2372 case ISD::ZERO_EXTEND:
2373 assert(VT.isInteger() && Operand.getValueType().isInteger() &&
2374 "Invalid ZERO_EXTEND!");
2375 if (Operand.getValueType() == VT) return Operand; // noop extension
2376 assert(Operand.getValueType().bitsLT(VT)
2377 && "Invalid zext node, dst < src!");
2378 if (OpOpcode == ISD::ZERO_EXTEND) // (zext (zext x)) -> (zext x)
2379 return getNode(ISD::ZERO_EXTEND, DL, VT,
2380 Operand.getNode()->getOperand(0));
2382 case ISD::ANY_EXTEND:
2383 assert(VT.isInteger() && Operand.getValueType().isInteger() &&
2384 "Invalid ANY_EXTEND!");
2385 if (Operand.getValueType() == VT) return Operand; // noop extension
2386 assert(Operand.getValueType().bitsLT(VT)
2387 && "Invalid anyext node, dst < src!");
2388 if (OpOpcode == ISD::ZERO_EXTEND || OpOpcode == ISD::SIGN_EXTEND)
2389 // (ext (zext x)) -> (zext x) and (ext (sext x)) -> (sext x)
2390 return getNode(OpOpcode, DL, VT, Operand.getNode()->getOperand(0));
2393 assert(VT.isInteger() && Operand.getValueType().isInteger() &&
2394 "Invalid TRUNCATE!");
2395 if (Operand.getValueType() == VT) return Operand; // noop truncate
2396 assert(Operand.getValueType().bitsGT(VT)
2397 && "Invalid truncate node, src < dst!");
2398 if (OpOpcode == ISD::TRUNCATE)
2399 return getNode(ISD::TRUNCATE, DL, VT, Operand.getNode()->getOperand(0));
2400 else if (OpOpcode == ISD::ZERO_EXTEND || OpOpcode == ISD::SIGN_EXTEND ||
2401 OpOpcode == ISD::ANY_EXTEND) {
2402 // If the source is smaller than the dest, we still need an extend.
2403 if (Operand.getNode()->getOperand(0).getValueType().bitsLT(VT))
2404 return getNode(OpOpcode, DL, VT, Operand.getNode()->getOperand(0));
2405 else if (Operand.getNode()->getOperand(0).getValueType().bitsGT(VT))
2406 return getNode(ISD::TRUNCATE, DL, VT, Operand.getNode()->getOperand(0));
2408 return Operand.getNode()->getOperand(0);
2411 case ISD::BIT_CONVERT:
2412 // Basic sanity checking.
2413 assert(VT.getSizeInBits() == Operand.getValueType().getSizeInBits()
2414 && "Cannot BIT_CONVERT between types of different sizes!");
2415 if (VT == Operand.getValueType()) return Operand; // noop conversion.
2416 if (OpOpcode == ISD::BIT_CONVERT) // bitconv(bitconv(x)) -> bitconv(x)
2417 return getNode(ISD::BIT_CONVERT, DL, VT, Operand.getOperand(0));
2418 if (OpOpcode == ISD::UNDEF)
2419 return getUNDEF(VT);
2421 case ISD::SCALAR_TO_VECTOR:
2422 assert(VT.isVector() && !Operand.getValueType().isVector() &&
2423 (VT.getVectorElementType() == Operand.getValueType() ||
2424 (VT.getVectorElementType().isInteger() &&
2425 Operand.getValueType().isInteger() &&
2426 VT.getVectorElementType().bitsLE(Operand.getValueType()))) &&
2427 "Illegal SCALAR_TO_VECTOR node!");
2428 if (OpOpcode == ISD::UNDEF)
2429 return getUNDEF(VT);
2430 // scalar_to_vector(extract_vector_elt V, 0) -> V, top bits are undefined.
2431 if (OpOpcode == ISD::EXTRACT_VECTOR_ELT &&
2432 isa<ConstantSDNode>(Operand.getOperand(1)) &&
2433 Operand.getConstantOperandVal(1) == 0 &&
2434 Operand.getOperand(0).getValueType() == VT)
2435 return Operand.getOperand(0);
2438 // -(X-Y) -> (Y-X) is unsafe because when X==Y, -0.0 != +0.0
2439 if (UnsafeFPMath && OpOpcode == ISD::FSUB)
2440 return getNode(ISD::FSUB, DL, VT, Operand.getNode()->getOperand(1),
2441 Operand.getNode()->getOperand(0));
2442 if (OpOpcode == ISD::FNEG) // --X -> X
2443 return Operand.getNode()->getOperand(0);
2446 if (OpOpcode == ISD::FNEG) // abs(-X) -> abs(X)
2447 return getNode(ISD::FABS, DL, VT, Operand.getNode()->getOperand(0));
2452 SDVTList VTs = getVTList(VT);
2453 if (VT != EVT::Flag) { // Don't CSE flag producing nodes
2454 FoldingSetNodeID ID;
2455 SDValue Ops[1] = { Operand };
2456 AddNodeIDNode(ID, Opcode, VTs, Ops, 1);
2458 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
2459 return SDValue(E, 0);
2460 N = NodeAllocator.Allocate<UnarySDNode>();
2461 new (N) UnarySDNode(Opcode, DL, VTs, Operand);
2462 CSEMap.InsertNode(N, IP);
2464 N = NodeAllocator.Allocate<UnarySDNode>();
2465 new (N) UnarySDNode(Opcode, DL, VTs, Operand);
2468 AllNodes.push_back(N);
2472 return SDValue(N, 0);
2475 SDValue SelectionDAG::FoldConstantArithmetic(unsigned Opcode,
2477 ConstantSDNode *Cst1,
2478 ConstantSDNode *Cst2) {
2479 const APInt &C1 = Cst1->getAPIntValue(), &C2 = Cst2->getAPIntValue();
2482 case ISD::ADD: return getConstant(C1 + C2, VT);
2483 case ISD::SUB: return getConstant(C1 - C2, VT);
2484 case ISD::MUL: return getConstant(C1 * C2, VT);
2486 if (C2.getBoolValue()) return getConstant(C1.udiv(C2), VT);
2489 if (C2.getBoolValue()) return getConstant(C1.urem(C2), VT);
2492 if (C2.getBoolValue()) return getConstant(C1.sdiv(C2), VT);
2495 if (C2.getBoolValue()) return getConstant(C1.srem(C2), VT);
2497 case ISD::AND: return getConstant(C1 & C2, VT);
2498 case ISD::OR: return getConstant(C1 | C2, VT);
2499 case ISD::XOR: return getConstant(C1 ^ C2, VT);
2500 case ISD::SHL: return getConstant(C1 << C2, VT);
2501 case ISD::SRL: return getConstant(C1.lshr(C2), VT);
2502 case ISD::SRA: return getConstant(C1.ashr(C2), VT);
2503 case ISD::ROTL: return getConstant(C1.rotl(C2), VT);
2504 case ISD::ROTR: return getConstant(C1.rotr(C2), VT);
2511 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT,
2512 SDValue N1, SDValue N2) {
2513 ConstantSDNode *N1C = dyn_cast<ConstantSDNode>(N1.getNode());
2514 ConstantSDNode *N2C = dyn_cast<ConstantSDNode>(N2.getNode());
2517 case ISD::TokenFactor:
2518 assert(VT == EVT::Other && N1.getValueType() == EVT::Other &&
2519 N2.getValueType() == EVT::Other && "Invalid token factor!");
2520 // Fold trivial token factors.
2521 if (N1.getOpcode() == ISD::EntryToken) return N2;
2522 if (N2.getOpcode() == ISD::EntryToken) return N1;
2523 if (N1 == N2) return N1;
2525 case ISD::CONCAT_VECTORS:
2526 // A CONCAT_VECTOR with all operands BUILD_VECTOR can be simplified to
2527 // one big BUILD_VECTOR.
2528 if (N1.getOpcode() == ISD::BUILD_VECTOR &&
2529 N2.getOpcode() == ISD::BUILD_VECTOR) {
2530 SmallVector<SDValue, 16> Elts(N1.getNode()->op_begin(), N1.getNode()->op_end());
2531 Elts.insert(Elts.end(), N2.getNode()->op_begin(), N2.getNode()->op_end());
2532 return getNode(ISD::BUILD_VECTOR, DL, VT, &Elts[0], Elts.size());
2536 assert(VT.isInteger() && N1.getValueType() == N2.getValueType() &&
2537 N1.getValueType() == VT && "Binary operator types must match!");
2538 // (X & 0) -> 0. This commonly occurs when legalizing i64 values, so it's
2539 // worth handling here.
2540 if (N2C && N2C->isNullValue())
2542 if (N2C && N2C->isAllOnesValue()) // X & -1 -> X
2549 assert(VT.isInteger() && N1.getValueType() == N2.getValueType() &&
2550 N1.getValueType() == VT && "Binary operator types must match!");
2551 // (X ^|+- 0) -> X. This commonly occurs when legalizing i64 values, so
2552 // it's worth handling here.
2553 if (N2C && N2C->isNullValue())
2563 assert(VT.isInteger() && "This operator does not apply to FP types!");
2571 if (Opcode == ISD::FADD) {
2573 if (ConstantFPSDNode *CFP = dyn_cast<ConstantFPSDNode>(N1))
2574 if (CFP->getValueAPF().isZero())
2577 if (ConstantFPSDNode *CFP = dyn_cast<ConstantFPSDNode>(N2))
2578 if (CFP->getValueAPF().isZero())
2580 } else if (Opcode == ISD::FSUB) {
2582 if (ConstantFPSDNode *CFP = dyn_cast<ConstantFPSDNode>(N2))
2583 if (CFP->getValueAPF().isZero())
2587 assert(N1.getValueType() == N2.getValueType() &&
2588 N1.getValueType() == VT && "Binary operator types must match!");
2590 case ISD::FCOPYSIGN: // N1 and result must match. N1/N2 need not match.
2591 assert(N1.getValueType() == VT &&
2592 N1.getValueType().isFloatingPoint() &&
2593 N2.getValueType().isFloatingPoint() &&
2594 "Invalid FCOPYSIGN!");
2601 assert(VT == N1.getValueType() &&
2602 "Shift operators return type must be the same as their first arg");
2603 assert(VT.isInteger() && N2.getValueType().isInteger() &&
2604 "Shifts only work on integers");
2606 // Always fold shifts of i1 values so the code generator doesn't need to
2607 // handle them. Since we know the size of the shift has to be less than the
2608 // size of the value, the shift/rotate count is guaranteed to be zero.
2612 case ISD::FP_ROUND_INREG: {
2613 EVT EVT = cast<VTSDNode>(N2)->getVT();
2614 assert(VT == N1.getValueType() && "Not an inreg round!");
2615 assert(VT.isFloatingPoint() && EVT.isFloatingPoint() &&
2616 "Cannot FP_ROUND_INREG integer types");
2617 assert(EVT.bitsLE(VT) && "Not rounding down!");
2618 if (cast<VTSDNode>(N2)->getVT() == VT) return N1; // Not actually rounding.
2622 assert(VT.isFloatingPoint() &&
2623 N1.getValueType().isFloatingPoint() &&
2624 VT.bitsLE(N1.getValueType()) &&
2625 isa<ConstantSDNode>(N2) && "Invalid FP_ROUND!");
2626 if (N1.getValueType() == VT) return N1; // noop conversion.
2628 case ISD::AssertSext:
2629 case ISD::AssertZext: {
2630 EVT EVT = cast<VTSDNode>(N2)->getVT();
2631 assert(VT == N1.getValueType() && "Not an inreg extend!");
2632 assert(VT.isInteger() && EVT.isInteger() &&
2633 "Cannot *_EXTEND_INREG FP types");
2634 assert(EVT.bitsLE(VT) && "Not extending!");
2635 if (VT == EVT) return N1; // noop assertion.
2638 case ISD::SIGN_EXTEND_INREG: {
2639 EVT EVT = cast<VTSDNode>(N2)->getVT();
2640 assert(VT == N1.getValueType() && "Not an inreg extend!");
2641 assert(VT.isInteger() && EVT.isInteger() &&
2642 "Cannot *_EXTEND_INREG FP types");
2643 assert(EVT.bitsLE(VT) && "Not extending!");
2644 if (EVT == VT) return N1; // Not actually extending
2647 APInt Val = N1C->getAPIntValue();
2648 unsigned FromBits = cast<VTSDNode>(N2)->getVT().getSizeInBits();
2649 Val <<= Val.getBitWidth()-FromBits;
2650 Val = Val.ashr(Val.getBitWidth()-FromBits);
2651 return getConstant(Val, VT);
2655 case ISD::EXTRACT_VECTOR_ELT:
2656 // EXTRACT_VECTOR_ELT of an UNDEF is an UNDEF.
2657 if (N1.getOpcode() == ISD::UNDEF)
2658 return getUNDEF(VT);
2660 // EXTRACT_VECTOR_ELT of CONCAT_VECTORS is often formed while lowering is
2661 // expanding copies of large vectors from registers.
2663 N1.getOpcode() == ISD::CONCAT_VECTORS &&
2664 N1.getNumOperands() > 0) {
2666 N1.getOperand(0).getValueType().getVectorNumElements();
2667 return getNode(ISD::EXTRACT_VECTOR_ELT, DL, VT,
2668 N1.getOperand(N2C->getZExtValue() / Factor),
2669 getConstant(N2C->getZExtValue() % Factor,
2670 N2.getValueType()));
2673 // EXTRACT_VECTOR_ELT of BUILD_VECTOR is often formed while lowering is
2674 // expanding large vector constants.
2675 if (N2C && N1.getOpcode() == ISD::BUILD_VECTOR) {
2676 SDValue Elt = N1.getOperand(N2C->getZExtValue());
2677 EVT VEltTy = N1.getValueType().getVectorElementType();
2678 if (Elt.getValueType() != VEltTy) {
2679 // If the vector element type is not legal, the BUILD_VECTOR operands
2680 // are promoted and implicitly truncated. Make that explicit here.
2681 Elt = getNode(ISD::TRUNCATE, DL, VEltTy, Elt);
2684 // If the vector element type is not legal, the EXTRACT_VECTOR_ELT
2685 // result is implicitly extended.
2686 Elt = getNode(ISD::ANY_EXTEND, DL, VT, Elt);
2691 // EXTRACT_VECTOR_ELT of INSERT_VECTOR_ELT is often formed when vector
2692 // operations are lowered to scalars.
2693 if (N1.getOpcode() == ISD::INSERT_VECTOR_ELT) {
2694 // If the indices are the same, return the inserted element.
2695 if (N1.getOperand(2) == N2)
2696 return N1.getOperand(1);
2697 // If the indices are known different, extract the element from
2698 // the original vector.
2699 else if (isa<ConstantSDNode>(N1.getOperand(2)) &&
2700 isa<ConstantSDNode>(N2))
2701 return getNode(ISD::EXTRACT_VECTOR_ELT, DL, VT, N1.getOperand(0), N2);
2704 case ISD::EXTRACT_ELEMENT:
2705 assert(N2C && (unsigned)N2C->getZExtValue() < 2 && "Bad EXTRACT_ELEMENT!");
2706 assert(!N1.getValueType().isVector() && !VT.isVector() &&
2707 (N1.getValueType().isInteger() == VT.isInteger()) &&
2708 "Wrong types for EXTRACT_ELEMENT!");
2710 // EXTRACT_ELEMENT of BUILD_PAIR is often formed while legalize is expanding
2711 // 64-bit integers into 32-bit parts. Instead of building the extract of
2712 // the BUILD_PAIR, only to have legalize rip it apart, just do it now.
2713 if (N1.getOpcode() == ISD::BUILD_PAIR)
2714 return N1.getOperand(N2C->getZExtValue());
2716 // EXTRACT_ELEMENT of a constant int is also very common.
2717 if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(N1)) {
2718 unsigned ElementSize = VT.getSizeInBits();
2719 unsigned Shift = ElementSize * N2C->getZExtValue();
2720 APInt ShiftedVal = C->getAPIntValue().lshr(Shift);
2721 return getConstant(ShiftedVal.trunc(ElementSize), VT);
2724 case ISD::EXTRACT_SUBVECTOR:
2725 if (N1.getValueType() == VT) // Trivial extraction.
2732 SDValue SV = FoldConstantArithmetic(Opcode, VT, N1C, N2C);
2733 if (SV.getNode()) return SV;
2734 } else { // Cannonicalize constant to RHS if commutative
2735 if (isCommutativeBinOp(Opcode)) {
2736 std::swap(N1C, N2C);
2742 // Constant fold FP operations.
2743 ConstantFPSDNode *N1CFP = dyn_cast<ConstantFPSDNode>(N1.getNode());
2744 ConstantFPSDNode *N2CFP = dyn_cast<ConstantFPSDNode>(N2.getNode());
2746 if (!N2CFP && isCommutativeBinOp(Opcode)) {
2747 // Cannonicalize constant to RHS if commutative
2748 std::swap(N1CFP, N2CFP);
2750 } else if (N2CFP && VT != EVT::ppcf128) {
2751 APFloat V1 = N1CFP->getValueAPF(), V2 = N2CFP->getValueAPF();
2752 APFloat::opStatus s;
2755 s = V1.add(V2, APFloat::rmNearestTiesToEven);
2756 if (s != APFloat::opInvalidOp)
2757 return getConstantFP(V1, VT);
2760 s = V1.subtract(V2, APFloat::rmNearestTiesToEven);
2761 if (s!=APFloat::opInvalidOp)
2762 return getConstantFP(V1, VT);
2765 s = V1.multiply(V2, APFloat::rmNearestTiesToEven);
2766 if (s!=APFloat::opInvalidOp)
2767 return getConstantFP(V1, VT);
2770 s = V1.divide(V2, APFloat::rmNearestTiesToEven);
2771 if (s!=APFloat::opInvalidOp && s!=APFloat::opDivByZero)
2772 return getConstantFP(V1, VT);
2775 s = V1.mod(V2, APFloat::rmNearestTiesToEven);
2776 if (s!=APFloat::opInvalidOp && s!=APFloat::opDivByZero)
2777 return getConstantFP(V1, VT);
2779 case ISD::FCOPYSIGN:
2781 return getConstantFP(V1, VT);
2787 // Canonicalize an UNDEF to the RHS, even over a constant.
2788 if (N1.getOpcode() == ISD::UNDEF) {
2789 if (isCommutativeBinOp(Opcode)) {
2793 case ISD::FP_ROUND_INREG:
2794 case ISD::SIGN_EXTEND_INREG:
2800 return N1; // fold op(undef, arg2) -> undef
2808 return getConstant(0, VT); // fold op(undef, arg2) -> 0
2809 // For vectors, we can't easily build an all zero vector, just return
2816 // Fold a bunch of operators when the RHS is undef.
2817 if (N2.getOpcode() == ISD::UNDEF) {
2820 if (N1.getOpcode() == ISD::UNDEF)
2821 // Handle undef ^ undef -> 0 special case. This is a common
2823 return getConstant(0, VT);
2833 return N2; // fold op(arg1, undef) -> undef
2847 return getConstant(0, VT); // fold op(arg1, undef) -> 0
2848 // For vectors, we can't easily build an all zero vector, just return
2853 return getConstant(APInt::getAllOnesValue(VT.getSizeInBits()), VT);
2854 // For vectors, we can't easily build an all one vector, just return
2862 // Memoize this node if possible.
2864 SDVTList VTs = getVTList(VT);
2865 if (VT != EVT::Flag) {
2866 SDValue Ops[] = { N1, N2 };
2867 FoldingSetNodeID ID;
2868 AddNodeIDNode(ID, Opcode, VTs, Ops, 2);
2870 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
2871 return SDValue(E, 0);
2872 N = NodeAllocator.Allocate<BinarySDNode>();
2873 new (N) BinarySDNode(Opcode, DL, VTs, N1, N2);
2874 CSEMap.InsertNode(N, IP);
2876 N = NodeAllocator.Allocate<BinarySDNode>();
2877 new (N) BinarySDNode(Opcode, DL, VTs, N1, N2);
2880 AllNodes.push_back(N);
2884 return SDValue(N, 0);
2887 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT,
2888 SDValue N1, SDValue N2, SDValue N3) {
2889 // Perform various simplifications.
2890 ConstantSDNode *N1C = dyn_cast<ConstantSDNode>(N1.getNode());
2891 ConstantSDNode *N2C = dyn_cast<ConstantSDNode>(N2.getNode());
2893 case ISD::CONCAT_VECTORS:
2894 // A CONCAT_VECTOR with all operands BUILD_VECTOR can be simplified to
2895 // one big BUILD_VECTOR.
2896 if (N1.getOpcode() == ISD::BUILD_VECTOR &&
2897 N2.getOpcode() == ISD::BUILD_VECTOR &&
2898 N3.getOpcode() == ISD::BUILD_VECTOR) {
2899 SmallVector<SDValue, 16> Elts(N1.getNode()->op_begin(), N1.getNode()->op_end());
2900 Elts.insert(Elts.end(), N2.getNode()->op_begin(), N2.getNode()->op_end());
2901 Elts.insert(Elts.end(), N3.getNode()->op_begin(), N3.getNode()->op_end());
2902 return getNode(ISD::BUILD_VECTOR, DL, VT, &Elts[0], Elts.size());
2906 // Use FoldSetCC to simplify SETCC's.
2907 SDValue Simp = FoldSetCC(VT, N1, N2, cast<CondCodeSDNode>(N3)->get(), DL);
2908 if (Simp.getNode()) return Simp;
2913 if (N1C->getZExtValue())
2914 return N2; // select true, X, Y -> X
2916 return N3; // select false, X, Y -> Y
2919 if (N2 == N3) return N2; // select C, X, X -> X
2923 if (N2C->getZExtValue()) // Unconditional branch
2924 return getNode(ISD::BR, DL, EVT::Other, N1, N3);
2926 return N1; // Never-taken branch
2929 case ISD::VECTOR_SHUFFLE:
2930 llvm_unreachable("should use getVectorShuffle constructor!");
2932 case ISD::BIT_CONVERT:
2933 // Fold bit_convert nodes from a type to themselves.
2934 if (N1.getValueType() == VT)
2939 // Memoize node if it doesn't produce a flag.
2941 SDVTList VTs = getVTList(VT);
2942 if (VT != EVT::Flag) {
2943 SDValue Ops[] = { N1, N2, N3 };
2944 FoldingSetNodeID ID;
2945 AddNodeIDNode(ID, Opcode, VTs, Ops, 3);
2947 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
2948 return SDValue(E, 0);
2949 N = NodeAllocator.Allocate<TernarySDNode>();
2950 new (N) TernarySDNode(Opcode, DL, VTs, N1, N2, N3);
2951 CSEMap.InsertNode(N, IP);
2953 N = NodeAllocator.Allocate<TernarySDNode>();
2954 new (N) TernarySDNode(Opcode, DL, VTs, N1, N2, N3);
2956 AllNodes.push_back(N);
2960 return SDValue(N, 0);
2963 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT,
2964 SDValue N1, SDValue N2, SDValue N3,
2966 SDValue Ops[] = { N1, N2, N3, N4 };
2967 return getNode(Opcode, DL, VT, Ops, 4);
2970 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT,
2971 SDValue N1, SDValue N2, SDValue N3,
2972 SDValue N4, SDValue N5) {
2973 SDValue Ops[] = { N1, N2, N3, N4, N5 };
2974 return getNode(Opcode, DL, VT, Ops, 5);
2977 /// getStackArgumentTokenFactor - Compute a TokenFactor to force all
2978 /// the incoming stack arguments to be loaded from the stack.
2979 SDValue SelectionDAG::getStackArgumentTokenFactor(SDValue Chain) {
2980 SmallVector<SDValue, 8> ArgChains;
2982 // Include the original chain at the beginning of the list. When this is
2983 // used by target LowerCall hooks, this helps legalize find the
2984 // CALLSEQ_BEGIN node.
2985 ArgChains.push_back(Chain);
2987 // Add a chain value for each stack argument.
2988 for (SDNode::use_iterator U = getEntryNode().getNode()->use_begin(),
2989 UE = getEntryNode().getNode()->use_end(); U != UE; ++U)
2990 if (LoadSDNode *L = dyn_cast<LoadSDNode>(*U))
2991 if (FrameIndexSDNode *FI = dyn_cast<FrameIndexSDNode>(L->getBasePtr()))
2992 if (FI->getIndex() < 0)
2993 ArgChains.push_back(SDValue(L, 1));
2995 // Build a tokenfactor for all the chains.
2996 return getNode(ISD::TokenFactor, Chain.getDebugLoc(), EVT::Other,
2997 &ArgChains[0], ArgChains.size());
3000 /// getMemsetValue - Vectorized representation of the memset value
3002 static SDValue getMemsetValue(SDValue Value, EVT VT, SelectionDAG &DAG,
3004 unsigned NumBits = VT.isVector() ?
3005 VT.getVectorElementType().getSizeInBits() : VT.getSizeInBits();
3006 if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Value)) {
3007 APInt Val = APInt(NumBits, C->getZExtValue() & 255);
3009 for (unsigned i = NumBits; i > 8; i >>= 1) {
3010 Val = (Val << Shift) | Val;
3014 return DAG.getConstant(Val, VT);
3015 return DAG.getConstantFP(APFloat(Val), VT);
3018 const TargetLowering &TLI = DAG.getTargetLoweringInfo();
3019 Value = DAG.getNode(ISD::ZERO_EXTEND, dl, VT, Value);
3021 for (unsigned i = NumBits; i > 8; i >>= 1) {
3022 Value = DAG.getNode(ISD::OR, dl, VT,
3023 DAG.getNode(ISD::SHL, dl, VT, Value,
3024 DAG.getConstant(Shift,
3025 TLI.getShiftAmountTy())),
3033 /// getMemsetStringVal - Similar to getMemsetValue. Except this is only
3034 /// used when a memcpy is turned into a memset when the source is a constant
3036 static SDValue getMemsetStringVal(EVT VT, DebugLoc dl, SelectionDAG &DAG,
3037 const TargetLowering &TLI,
3038 std::string &Str, unsigned Offset) {
3039 // Handle vector with all elements zero.
3042 return DAG.getConstant(0, VT);
3043 unsigned NumElts = VT.getVectorNumElements();
3044 EVT EltVT = (VT.getVectorElementType() == EVT::f32) ? EVT::i32 : EVT::i64;
3045 return DAG.getNode(ISD::BIT_CONVERT, dl, VT,
3046 DAG.getConstant(0, EVT::getVectorVT(EltVT, NumElts)));
3049 assert(!VT.isVector() && "Can't handle vector type here!");
3050 unsigned NumBits = VT.getSizeInBits();
3051 unsigned MSB = NumBits / 8;
3053 if (TLI.isLittleEndian())
3054 Offset = Offset + MSB - 1;
3055 for (unsigned i = 0; i != MSB; ++i) {
3056 Val = (Val << 8) | (unsigned char)Str[Offset];
3057 Offset += TLI.isLittleEndian() ? -1 : 1;
3059 return DAG.getConstant(Val, VT);
3062 /// getMemBasePlusOffset - Returns base and offset node for the
3064 static SDValue getMemBasePlusOffset(SDValue Base, unsigned Offset,
3065 SelectionDAG &DAG) {
3066 EVT VT = Base.getValueType();
3067 return DAG.getNode(ISD::ADD, Base.getDebugLoc(),
3068 VT, Base, DAG.getConstant(Offset, VT));
3071 /// isMemSrcFromString - Returns true if memcpy source is a string constant.
3073 static bool isMemSrcFromString(SDValue Src, std::string &Str) {
3074 unsigned SrcDelta = 0;
3075 GlobalAddressSDNode *G = NULL;
3076 if (Src.getOpcode() == ISD::GlobalAddress)
3077 G = cast<GlobalAddressSDNode>(Src);
3078 else if (Src.getOpcode() == ISD::ADD &&
3079 Src.getOperand(0).getOpcode() == ISD::GlobalAddress &&
3080 Src.getOperand(1).getOpcode() == ISD::Constant) {
3081 G = cast<GlobalAddressSDNode>(Src.getOperand(0));
3082 SrcDelta = cast<ConstantSDNode>(Src.getOperand(1))->getZExtValue();
3087 GlobalVariable *GV = dyn_cast<GlobalVariable>(G->getGlobal());
3088 if (GV && GetConstantStringInfo(GV, Str, SrcDelta, false))
3094 /// MeetsMaxMemopRequirement - Determines if the number of memory ops required
3095 /// to replace the memset / memcpy is below the threshold. It also returns the
3096 /// types of the sequence of memory ops to perform memset / memcpy.
3098 bool MeetsMaxMemopRequirement(std::vector<EVT> &MemOps,
3099 SDValue Dst, SDValue Src,
3100 unsigned Limit, uint64_t Size, unsigned &Align,
3101 std::string &Str, bool &isSrcStr,
3103 const TargetLowering &TLI) {
3104 isSrcStr = isMemSrcFromString(Src, Str);
3105 bool isSrcConst = isa<ConstantSDNode>(Src);
3106 bool AllowUnalign = TLI.allowsUnalignedMemoryAccesses();
3107 EVT VT = TLI.getOptimalMemOpType(Size, Align, isSrcConst, isSrcStr, DAG);
3108 if (VT != EVT::iAny) {
3109 unsigned NewAlign = (unsigned)
3110 TLI.getTargetData()->getABITypeAlignment(VT.getTypeForEVT());
3111 // If source is a string constant, this will require an unaligned load.
3112 if (NewAlign > Align && (isSrcConst || AllowUnalign)) {
3113 if (Dst.getOpcode() != ISD::FrameIndex) {
3114 // Can't change destination alignment. It requires a unaligned store.
3118 int FI = cast<FrameIndexSDNode>(Dst)->getIndex();
3119 MachineFrameInfo *MFI = DAG.getMachineFunction().getFrameInfo();
3120 if (MFI->isFixedObjectIndex(FI)) {
3121 // Can't change destination alignment. It requires a unaligned store.
3125 // Give the stack frame object a larger alignment if needed.
3126 if (MFI->getObjectAlignment(FI) < NewAlign)
3127 MFI->setObjectAlignment(FI, NewAlign);
3134 if (VT == EVT::iAny) {
3138 switch (Align & 7) {
3139 case 0: VT = EVT::i64; break;
3140 case 4: VT = EVT::i32; break;
3141 case 2: VT = EVT::i16; break;
3142 default: VT = EVT::i8; break;
3147 while (!TLI.isTypeLegal(LVT))
3148 LVT = (EVT::SimpleValueType)(LVT.getSimpleVT() - 1);
3149 assert(LVT.isInteger());
3155 unsigned NumMemOps = 0;
3157 unsigned VTSize = VT.getSizeInBits() / 8;
3158 while (VTSize > Size) {
3159 // For now, only use non-vector load / store's for the left-over pieces.
3160 if (VT.isVector()) {
3162 while (!TLI.isTypeLegal(VT))
3163 VT = (EVT::SimpleValueType)(VT.getSimpleVT() - 1);
3164 VTSize = VT.getSizeInBits() / 8;
3166 // This can result in a type that is not legal on the target, e.g.
3167 // 1 or 2 bytes on PPC.
3168 VT = (EVT::SimpleValueType)(VT.getSimpleVT() - 1);
3173 if (++NumMemOps > Limit)
3175 MemOps.push_back(VT);
3182 static SDValue getMemcpyLoadsAndStores(SelectionDAG &DAG, DebugLoc dl,
3183 SDValue Chain, SDValue Dst,
3184 SDValue Src, uint64_t Size,
3185 unsigned Align, bool AlwaysInline,
3186 const Value *DstSV, uint64_t DstSVOff,
3187 const Value *SrcSV, uint64_t SrcSVOff){
3188 const TargetLowering &TLI = DAG.getTargetLoweringInfo();
3190 // Expand memcpy to a series of load and store ops if the size operand falls
3191 // below a certain threshold.
3192 std::vector<EVT> MemOps;
3193 uint64_t Limit = -1ULL;
3195 Limit = TLI.getMaxStoresPerMemcpy();
3196 unsigned DstAlign = Align; // Destination alignment can change.
3199 if (!MeetsMaxMemopRequirement(MemOps, Dst, Src, Limit, Size, DstAlign,
3200 Str, CopyFromStr, DAG, TLI))
3204 bool isZeroStr = CopyFromStr && Str.empty();
3205 SmallVector<SDValue, 8> OutChains;
3206 unsigned NumMemOps = MemOps.size();
3207 uint64_t SrcOff = 0, DstOff = 0;
3208 for (unsigned i = 0; i < NumMemOps; i++) {
3210 unsigned VTSize = VT.getSizeInBits() / 8;
3211 SDValue Value, Store;
3213 if (CopyFromStr && (isZeroStr || !VT.isVector())) {
3214 // It's unlikely a store of a vector immediate can be done in a single
3215 // instruction. It would require a load from a constantpool first.
3216 // We also handle store a vector with all zero's.
3217 // FIXME: Handle other cases where store of vector immediate is done in
3218 // a single instruction.
3219 Value = getMemsetStringVal(VT, dl, DAG, TLI, Str, SrcOff);
3220 Store = DAG.getStore(Chain, dl, Value,
3221 getMemBasePlusOffset(Dst, DstOff, DAG),
3222 DstSV, DstSVOff + DstOff, false, DstAlign);
3224 // The type might not be legal for the target. This should only happen
3225 // if the type is smaller than a legal type, as on PPC, so the right
3226 // thing to do is generate a LoadExt/StoreTrunc pair. These simplify
3227 // to Load/Store if NVT==VT.
3228 // FIXME does the case above also need this?
3229 EVT NVT = TLI.getTypeToTransformTo(VT);
3230 assert(NVT.bitsGE(VT));
3231 Value = DAG.getExtLoad(ISD::EXTLOAD, dl, NVT, Chain,
3232 getMemBasePlusOffset(Src, SrcOff, DAG),
3233 SrcSV, SrcSVOff + SrcOff, VT, false, Align);
3234 Store = DAG.getTruncStore(Chain, dl, Value,
3235 getMemBasePlusOffset(Dst, DstOff, DAG),
3236 DstSV, DstSVOff + DstOff, VT, false, DstAlign);
3238 OutChains.push_back(Store);
3243 return DAG.getNode(ISD::TokenFactor, dl, EVT::Other,
3244 &OutChains[0], OutChains.size());
3247 static SDValue getMemmoveLoadsAndStores(SelectionDAG &DAG, DebugLoc dl,
3248 SDValue Chain, SDValue Dst,
3249 SDValue Src, uint64_t Size,
3250 unsigned Align, bool AlwaysInline,
3251 const Value *DstSV, uint64_t DstSVOff,
3252 const Value *SrcSV, uint64_t SrcSVOff){
3253 const TargetLowering &TLI = DAG.getTargetLoweringInfo();
3255 // Expand memmove to a series of load and store ops if the size operand falls
3256 // below a certain threshold.
3257 std::vector<EVT> MemOps;
3258 uint64_t Limit = -1ULL;
3260 Limit = TLI.getMaxStoresPerMemmove();
3261 unsigned DstAlign = Align; // Destination alignment can change.
3264 if (!MeetsMaxMemopRequirement(MemOps, Dst, Src, Limit, Size, DstAlign,
3265 Str, CopyFromStr, DAG, TLI))
3268 uint64_t SrcOff = 0, DstOff = 0;
3270 SmallVector<SDValue, 8> LoadValues;
3271 SmallVector<SDValue, 8> LoadChains;
3272 SmallVector<SDValue, 8> OutChains;
3273 unsigned NumMemOps = MemOps.size();
3274 for (unsigned i = 0; i < NumMemOps; i++) {
3276 unsigned VTSize = VT.getSizeInBits() / 8;
3277 SDValue Value, Store;
3279 Value = DAG.getLoad(VT, dl, Chain,
3280 getMemBasePlusOffset(Src, SrcOff, DAG),
3281 SrcSV, SrcSVOff + SrcOff, false, Align);
3282 LoadValues.push_back(Value);
3283 LoadChains.push_back(Value.getValue(1));
3286 Chain = DAG.getNode(ISD::TokenFactor, dl, EVT::Other,
3287 &LoadChains[0], LoadChains.size());
3289 for (unsigned i = 0; i < NumMemOps; i++) {
3291 unsigned VTSize = VT.getSizeInBits() / 8;
3292 SDValue Value, Store;
3294 Store = DAG.getStore(Chain, dl, LoadValues[i],
3295 getMemBasePlusOffset(Dst, DstOff, DAG),
3296 DstSV, DstSVOff + DstOff, false, DstAlign);
3297 OutChains.push_back(Store);
3301 return DAG.getNode(ISD::TokenFactor, dl, EVT::Other,
3302 &OutChains[0], OutChains.size());
3305 static SDValue getMemsetStores(SelectionDAG &DAG, DebugLoc dl,
3306 SDValue Chain, SDValue Dst,
3307 SDValue Src, uint64_t Size,
3309 const Value *DstSV, uint64_t DstSVOff) {
3310 const TargetLowering &TLI = DAG.getTargetLoweringInfo();
3312 // Expand memset to a series of load/store ops if the size operand
3313 // falls below a certain threshold.
3314 std::vector<EVT> MemOps;
3317 if (!MeetsMaxMemopRequirement(MemOps, Dst, Src, TLI.getMaxStoresPerMemset(),
3318 Size, Align, Str, CopyFromStr, DAG, TLI))
3321 SmallVector<SDValue, 8> OutChains;
3322 uint64_t DstOff = 0;
3324 unsigned NumMemOps = MemOps.size();
3325 for (unsigned i = 0; i < NumMemOps; i++) {
3327 unsigned VTSize = VT.getSizeInBits() / 8;
3328 SDValue Value = getMemsetValue(Src, VT, DAG, dl);
3329 SDValue Store = DAG.getStore(Chain, dl, Value,
3330 getMemBasePlusOffset(Dst, DstOff, DAG),
3331 DstSV, DstSVOff + DstOff);
3332 OutChains.push_back(Store);
3336 return DAG.getNode(ISD::TokenFactor, dl, EVT::Other,
3337 &OutChains[0], OutChains.size());
3340 SDValue SelectionDAG::getMemcpy(SDValue Chain, DebugLoc dl, SDValue Dst,
3341 SDValue Src, SDValue Size,
3342 unsigned Align, bool AlwaysInline,
3343 const Value *DstSV, uint64_t DstSVOff,
3344 const Value *SrcSV, uint64_t SrcSVOff) {
3346 // Check to see if we should lower the memcpy to loads and stores first.
3347 // For cases within the target-specified limits, this is the best choice.
3348 ConstantSDNode *ConstantSize = dyn_cast<ConstantSDNode>(Size);
3350 // Memcpy with size zero? Just return the original chain.
3351 if (ConstantSize->isNullValue())
3355 getMemcpyLoadsAndStores(*this, dl, Chain, Dst, Src,
3356 ConstantSize->getZExtValue(),
3357 Align, false, DstSV, DstSVOff, SrcSV, SrcSVOff);
3358 if (Result.getNode())
3362 // Then check to see if we should lower the memcpy with target-specific
3363 // code. If the target chooses to do this, this is the next best.
3365 TLI.EmitTargetCodeForMemcpy(*this, dl, Chain, Dst, Src, Size, Align,
3367 DstSV, DstSVOff, SrcSV, SrcSVOff);
3368 if (Result.getNode())
3371 // If we really need inline code and the target declined to provide it,
3372 // use a (potentially long) sequence of loads and stores.
3374 assert(ConstantSize && "AlwaysInline requires a constant size!");
3375 return getMemcpyLoadsAndStores(*this, dl, Chain, Dst, Src,
3376 ConstantSize->getZExtValue(), Align, true,
3377 DstSV, DstSVOff, SrcSV, SrcSVOff);
3380 // Emit a library call.
3381 TargetLowering::ArgListTy Args;
3382 TargetLowering::ArgListEntry Entry;
3383 Entry.Ty = TLI.getTargetData()->getIntPtrType();
3384 Entry.Node = Dst; Args.push_back(Entry);
3385 Entry.Node = Src; Args.push_back(Entry);
3386 Entry.Node = Size; Args.push_back(Entry);
3387 // FIXME: pass in DebugLoc
3388 std::pair<SDValue,SDValue> CallResult =
3389 TLI.LowerCallTo(Chain, Type::VoidTy,
3390 false, false, false, false, 0, CallingConv::C, false,
3391 /*isReturnValueUsed=*/false,
3392 getExternalSymbol(TLI.getLibcallName(RTLIB::MEMCPY),
3393 TLI.getPointerTy()),
3395 return CallResult.second;
3398 SDValue SelectionDAG::getMemmove(SDValue Chain, DebugLoc dl, SDValue Dst,
3399 SDValue Src, SDValue Size,
3401 const Value *DstSV, uint64_t DstSVOff,
3402 const Value *SrcSV, uint64_t SrcSVOff) {
3404 // Check to see if we should lower the memmove to loads and stores first.
3405 // For cases within the target-specified limits, this is the best choice.
3406 ConstantSDNode *ConstantSize = dyn_cast<ConstantSDNode>(Size);
3408 // Memmove with size zero? Just return the original chain.
3409 if (ConstantSize->isNullValue())
3413 getMemmoveLoadsAndStores(*this, dl, Chain, Dst, Src,
3414 ConstantSize->getZExtValue(),
3415 Align, false, DstSV, DstSVOff, SrcSV, SrcSVOff);
3416 if (Result.getNode())
3420 // Then check to see if we should lower the memmove with target-specific
3421 // code. If the target chooses to do this, this is the next best.
3423 TLI.EmitTargetCodeForMemmove(*this, dl, Chain, Dst, Src, Size, Align,
3424 DstSV, DstSVOff, SrcSV, SrcSVOff);
3425 if (Result.getNode())
3428 // Emit a library call.
3429 TargetLowering::ArgListTy Args;
3430 TargetLowering::ArgListEntry Entry;
3431 Entry.Ty = TLI.getTargetData()->getIntPtrType();
3432 Entry.Node = Dst; Args.push_back(Entry);
3433 Entry.Node = Src; Args.push_back(Entry);
3434 Entry.Node = Size; Args.push_back(Entry);
3435 // FIXME: pass in DebugLoc
3436 std::pair<SDValue,SDValue> CallResult =
3437 TLI.LowerCallTo(Chain, Type::VoidTy,
3438 false, false, false, false, 0, CallingConv::C, false,
3439 /*isReturnValueUsed=*/false,
3440 getExternalSymbol(TLI.getLibcallName(RTLIB::MEMMOVE),
3441 TLI.getPointerTy()),
3443 return CallResult.second;
3446 SDValue SelectionDAG::getMemset(SDValue Chain, DebugLoc dl, SDValue Dst,
3447 SDValue Src, SDValue Size,
3449 const Value *DstSV, uint64_t DstSVOff) {
3451 // Check to see if we should lower the memset to stores first.
3452 // For cases within the target-specified limits, this is the best choice.
3453 ConstantSDNode *ConstantSize = dyn_cast<ConstantSDNode>(Size);
3455 // Memset with size zero? Just return the original chain.
3456 if (ConstantSize->isNullValue())
3460 getMemsetStores(*this, dl, Chain, Dst, Src, ConstantSize->getZExtValue(),
3461 Align, DstSV, DstSVOff);
3462 if (Result.getNode())
3466 // Then check to see if we should lower the memset with target-specific
3467 // code. If the target chooses to do this, this is the next best.
3469 TLI.EmitTargetCodeForMemset(*this, dl, Chain, Dst, Src, Size, Align,
3471 if (Result.getNode())
3474 // Emit a library call.
3475 const Type *IntPtrTy = TLI.getTargetData()->getIntPtrType();
3476 TargetLowering::ArgListTy Args;
3477 TargetLowering::ArgListEntry Entry;
3478 Entry.Node = Dst; Entry.Ty = IntPtrTy;
3479 Args.push_back(Entry);
3480 // Extend or truncate the argument to be an i32 value for the call.
3481 if (Src.getValueType().bitsGT(EVT::i32))
3482 Src = getNode(ISD::TRUNCATE, dl, EVT::i32, Src);
3484 Src = getNode(ISD::ZERO_EXTEND, dl, EVT::i32, Src);
3485 Entry.Node = Src; Entry.Ty = Type::Int32Ty; Entry.isSExt = true;
3486 Args.push_back(Entry);
3487 Entry.Node = Size; Entry.Ty = IntPtrTy; Entry.isSExt = false;
3488 Args.push_back(Entry);
3489 // FIXME: pass in DebugLoc
3490 std::pair<SDValue,SDValue> CallResult =
3491 TLI.LowerCallTo(Chain, Type::VoidTy,
3492 false, false, false, false, 0, CallingConv::C, false,
3493 /*isReturnValueUsed=*/false,
3494 getExternalSymbol(TLI.getLibcallName(RTLIB::MEMSET),
3495 TLI.getPointerTy()),
3497 return CallResult.second;
3500 SDValue SelectionDAG::getAtomic(unsigned Opcode, DebugLoc dl, EVT MemVT,
3502 SDValue Ptr, SDValue Cmp,
3503 SDValue Swp, const Value* PtrVal,
3504 unsigned Alignment) {
3505 assert(Opcode == ISD::ATOMIC_CMP_SWAP && "Invalid Atomic Op");
3506 assert(Cmp.getValueType() == Swp.getValueType() && "Invalid Atomic Op Types");
3508 EVT VT = Cmp.getValueType();
3510 if (Alignment == 0) // Ensure that codegen never sees alignment 0
3511 Alignment = getEVTAlignment(MemVT);
3513 SDVTList VTs = getVTList(VT, EVT::Other);
3514 FoldingSetNodeID ID;
3515 ID.AddInteger(MemVT.getRawBits());
3516 SDValue Ops[] = {Chain, Ptr, Cmp, Swp};
3517 AddNodeIDNode(ID, Opcode, VTs, Ops, 4);
3519 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
3520 return SDValue(E, 0);
3521 SDNode* N = NodeAllocator.Allocate<AtomicSDNode>();
3522 new (N) AtomicSDNode(Opcode, dl, VTs, MemVT,
3523 Chain, Ptr, Cmp, Swp, PtrVal, Alignment);
3524 CSEMap.InsertNode(N, IP);
3525 AllNodes.push_back(N);
3526 return SDValue(N, 0);
3529 SDValue SelectionDAG::getAtomic(unsigned Opcode, DebugLoc dl, EVT MemVT,
3531 SDValue Ptr, SDValue Val,
3532 const Value* PtrVal,
3533 unsigned Alignment) {
3534 assert((Opcode == ISD::ATOMIC_LOAD_ADD ||
3535 Opcode == ISD::ATOMIC_LOAD_SUB ||
3536 Opcode == ISD::ATOMIC_LOAD_AND ||
3537 Opcode == ISD::ATOMIC_LOAD_OR ||
3538 Opcode == ISD::ATOMIC_LOAD_XOR ||
3539 Opcode == ISD::ATOMIC_LOAD_NAND ||
3540 Opcode == ISD::ATOMIC_LOAD_MIN ||
3541 Opcode == ISD::ATOMIC_LOAD_MAX ||
3542 Opcode == ISD::ATOMIC_LOAD_UMIN ||
3543 Opcode == ISD::ATOMIC_LOAD_UMAX ||
3544 Opcode == ISD::ATOMIC_SWAP) &&
3545 "Invalid Atomic Op");
3547 EVT VT = Val.getValueType();
3549 if (Alignment == 0) // Ensure that codegen never sees alignment 0
3550 Alignment = getEVTAlignment(MemVT);
3552 SDVTList VTs = getVTList(VT, EVT::Other);
3553 FoldingSetNodeID ID;
3554 ID.AddInteger(MemVT.getRawBits());
3555 SDValue Ops[] = {Chain, Ptr, Val};
3556 AddNodeIDNode(ID, Opcode, VTs, Ops, 3);
3558 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
3559 return SDValue(E, 0);
3560 SDNode* N = NodeAllocator.Allocate<AtomicSDNode>();
3561 new (N) AtomicSDNode(Opcode, dl, VTs, MemVT,
3562 Chain, Ptr, Val, PtrVal, Alignment);
3563 CSEMap.InsertNode(N, IP);
3564 AllNodes.push_back(N);
3565 return SDValue(N, 0);
3568 /// getMergeValues - Create a MERGE_VALUES node from the given operands.
3569 /// Allowed to return something different (and simpler) if Simplify is true.
3570 SDValue SelectionDAG::getMergeValues(const SDValue *Ops, unsigned NumOps,
3575 SmallVector<EVT, 4> VTs;
3576 VTs.reserve(NumOps);
3577 for (unsigned i = 0; i < NumOps; ++i)
3578 VTs.push_back(Ops[i].getValueType());
3579 return getNode(ISD::MERGE_VALUES, dl, getVTList(&VTs[0], NumOps),
3584 SelectionDAG::getMemIntrinsicNode(unsigned Opcode, DebugLoc dl,
3585 const EVT *VTs, unsigned NumVTs,
3586 const SDValue *Ops, unsigned NumOps,
3587 EVT MemVT, const Value *srcValue, int SVOff,
3588 unsigned Align, bool Vol,
3589 bool ReadMem, bool WriteMem) {
3590 return getMemIntrinsicNode(Opcode, dl, makeVTList(VTs, NumVTs), Ops, NumOps,
3591 MemVT, srcValue, SVOff, Align, Vol,
3596 SelectionDAG::getMemIntrinsicNode(unsigned Opcode, DebugLoc dl, SDVTList VTList,
3597 const SDValue *Ops, unsigned NumOps,
3598 EVT MemVT, const Value *srcValue, int SVOff,
3599 unsigned Align, bool Vol,
3600 bool ReadMem, bool WriteMem) {
3601 // Memoize the node unless it returns a flag.
3602 MemIntrinsicSDNode *N;
3603 if (VTList.VTs[VTList.NumVTs-1] != EVT::Flag) {
3604 FoldingSetNodeID ID;
3605 AddNodeIDNode(ID, Opcode, VTList, Ops, NumOps);
3607 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
3608 return SDValue(E, 0);
3610 N = NodeAllocator.Allocate<MemIntrinsicSDNode>();
3611 new (N) MemIntrinsicSDNode(Opcode, dl, VTList, Ops, NumOps, MemVT,
3612 srcValue, SVOff, Align, Vol, ReadMem, WriteMem);
3613 CSEMap.InsertNode(N, IP);
3615 N = NodeAllocator.Allocate<MemIntrinsicSDNode>();
3616 new (N) MemIntrinsicSDNode(Opcode, dl, VTList, Ops, NumOps, MemVT,
3617 srcValue, SVOff, Align, Vol, ReadMem, WriteMem);
3619 AllNodes.push_back(N);
3620 return SDValue(N, 0);
3624 SelectionDAG::getLoad(ISD::MemIndexedMode AM, DebugLoc dl,
3625 ISD::LoadExtType ExtType, EVT VT, SDValue Chain,
3626 SDValue Ptr, SDValue Offset,
3627 const Value *SV, int SVOffset, EVT EVT,
3628 bool isVolatile, unsigned Alignment) {
3629 if (Alignment == 0) // Ensure that codegen never sees alignment 0
3630 Alignment = getEVTAlignment(VT);
3633 ExtType = ISD::NON_EXTLOAD;
3634 } else if (ExtType == ISD::NON_EXTLOAD) {
3635 assert(VT == EVT && "Non-extending load from different memory type!");
3639 assert(EVT.getVectorNumElements() == VT.getVectorNumElements() &&
3640 "Invalid vector extload!");
3642 assert(EVT.bitsLT(VT) &&
3643 "Should only be an extending load, not truncating!");
3644 assert((ExtType == ISD::EXTLOAD || VT.isInteger()) &&
3645 "Cannot sign/zero extend a FP/Vector load!");
3646 assert(VT.isInteger() == EVT.isInteger() &&
3647 "Cannot convert from FP to Int or Int -> FP!");
3650 bool Indexed = AM != ISD::UNINDEXED;
3651 assert((Indexed || Offset.getOpcode() == ISD::UNDEF) &&
3652 "Unindexed load with an offset!");
3654 SDVTList VTs = Indexed ?
3655 getVTList(VT, Ptr.getValueType(), EVT::Other) : getVTList(VT, EVT::Other);
3656 SDValue Ops[] = { Chain, Ptr, Offset };
3657 FoldingSetNodeID ID;
3658 AddNodeIDNode(ID, ISD::LOAD, VTs, Ops, 3);
3659 ID.AddInteger(EVT.getRawBits());
3660 ID.AddInteger(encodeMemSDNodeFlags(ExtType, AM, isVolatile, Alignment));
3662 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
3663 return SDValue(E, 0);
3664 SDNode *N = NodeAllocator.Allocate<LoadSDNode>();
3665 new (N) LoadSDNode(Ops, dl, VTs, AM, ExtType, EVT, SV, SVOffset,
3666 Alignment, isVolatile);
3667 CSEMap.InsertNode(N, IP);
3668 AllNodes.push_back(N);
3669 return SDValue(N, 0);
3672 SDValue SelectionDAG::getLoad(EVT VT, DebugLoc dl,
3673 SDValue Chain, SDValue Ptr,
3674 const Value *SV, int SVOffset,
3675 bool isVolatile, unsigned Alignment) {
3676 SDValue Undef = getUNDEF(Ptr.getValueType());
3677 return getLoad(ISD::UNINDEXED, dl, ISD::NON_EXTLOAD, VT, Chain, Ptr, Undef,
3678 SV, SVOffset, VT, isVolatile, Alignment);
3681 SDValue SelectionDAG::getExtLoad(ISD::LoadExtType ExtType, DebugLoc dl, EVT VT,
3682 SDValue Chain, SDValue Ptr,
3684 int SVOffset, EVT EVT,
3685 bool isVolatile, unsigned Alignment) {
3686 SDValue Undef = getUNDEF(Ptr.getValueType());
3687 return getLoad(ISD::UNINDEXED, dl, ExtType, VT, Chain, Ptr, Undef,
3688 SV, SVOffset, EVT, isVolatile, Alignment);
3692 SelectionDAG::getIndexedLoad(SDValue OrigLoad, DebugLoc dl, SDValue Base,
3693 SDValue Offset, ISD::MemIndexedMode AM) {
3694 LoadSDNode *LD = cast<LoadSDNode>(OrigLoad);
3695 assert(LD->getOffset().getOpcode() == ISD::UNDEF &&
3696 "Load is already a indexed load!");
3697 return getLoad(AM, dl, LD->getExtensionType(), OrigLoad.getValueType(),
3698 LD->getChain(), Base, Offset, LD->getSrcValue(),
3699 LD->getSrcValueOffset(), LD->getMemoryVT(),
3700 LD->isVolatile(), LD->getAlignment());
3703 SDValue SelectionDAG::getStore(SDValue Chain, DebugLoc dl, SDValue Val,
3704 SDValue Ptr, const Value *SV, int SVOffset,
3705 bool isVolatile, unsigned Alignment) {
3706 EVT VT = Val.getValueType();
3708 if (Alignment == 0) // Ensure that codegen never sees alignment 0
3709 Alignment = getEVTAlignment(VT);
3711 SDVTList VTs = getVTList(EVT::Other);
3712 SDValue Undef = getUNDEF(Ptr.getValueType());
3713 SDValue Ops[] = { Chain, Val, Ptr, Undef };
3714 FoldingSetNodeID ID;
3715 AddNodeIDNode(ID, ISD::STORE, VTs, Ops, 4);
3716 ID.AddInteger(VT.getRawBits());
3717 ID.AddInteger(encodeMemSDNodeFlags(false, ISD::UNINDEXED,
3718 isVolatile, Alignment));
3720 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
3721 return SDValue(E, 0);
3722 SDNode *N = NodeAllocator.Allocate<StoreSDNode>();
3723 new (N) StoreSDNode(Ops, dl, VTs, ISD::UNINDEXED, false,
3724 VT, SV, SVOffset, Alignment, isVolatile);
3725 CSEMap.InsertNode(N, IP);
3726 AllNodes.push_back(N);
3727 return SDValue(N, 0);
3730 SDValue SelectionDAG::getTruncStore(SDValue Chain, DebugLoc dl, SDValue Val,
3731 SDValue Ptr, const Value *SV,
3732 int SVOffset, EVT SVT,
3733 bool isVolatile, unsigned Alignment) {
3734 EVT VT = Val.getValueType();
3737 return getStore(Chain, dl, Val, Ptr, SV, SVOffset, isVolatile, Alignment);
3739 assert(VT.bitsGT(SVT) && "Not a truncation?");
3740 assert(VT.isInteger() == SVT.isInteger() &&
3741 "Can't do FP-INT conversion!");
3743 if (Alignment == 0) // Ensure that codegen never sees alignment 0
3744 Alignment = getEVTAlignment(VT);
3746 SDVTList VTs = getVTList(EVT::Other);
3747 SDValue Undef = getUNDEF(Ptr.getValueType());
3748 SDValue Ops[] = { Chain, Val, Ptr, Undef };
3749 FoldingSetNodeID ID;
3750 AddNodeIDNode(ID, ISD::STORE, VTs, Ops, 4);
3751 ID.AddInteger(SVT.getRawBits());
3752 ID.AddInteger(encodeMemSDNodeFlags(true, ISD::UNINDEXED,
3753 isVolatile, Alignment));
3755 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
3756 return SDValue(E, 0);
3757 SDNode *N = NodeAllocator.Allocate<StoreSDNode>();
3758 new (N) StoreSDNode(Ops, dl, VTs, ISD::UNINDEXED, true,
3759 SVT, SV, SVOffset, Alignment, isVolatile);
3760 CSEMap.InsertNode(N, IP);
3761 AllNodes.push_back(N);
3762 return SDValue(N, 0);
3766 SelectionDAG::getIndexedStore(SDValue OrigStore, DebugLoc dl, SDValue Base,
3767 SDValue Offset, ISD::MemIndexedMode AM) {
3768 StoreSDNode *ST = cast<StoreSDNode>(OrigStore);
3769 assert(ST->getOffset().getOpcode() == ISD::UNDEF &&
3770 "Store is already a indexed store!");
3771 SDVTList VTs = getVTList(Base.getValueType(), EVT::Other);
3772 SDValue Ops[] = { ST->getChain(), ST->getValue(), Base, Offset };
3773 FoldingSetNodeID ID;
3774 AddNodeIDNode(ID, ISD::STORE, VTs, Ops, 4);
3775 ID.AddInteger(ST->getMemoryVT().getRawBits());
3776 ID.AddInteger(ST->getRawSubclassData());
3778 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
3779 return SDValue(E, 0);
3780 SDNode *N = NodeAllocator.Allocate<StoreSDNode>();
3781 new (N) StoreSDNode(Ops, dl, VTs, AM,
3782 ST->isTruncatingStore(), ST->getMemoryVT(),
3783 ST->getSrcValue(), ST->getSrcValueOffset(),
3784 ST->getAlignment(), ST->isVolatile());
3785 CSEMap.InsertNode(N, IP);
3786 AllNodes.push_back(N);
3787 return SDValue(N, 0);
3790 SDValue SelectionDAG::getVAArg(EVT VT, DebugLoc dl,
3791 SDValue Chain, SDValue Ptr,
3793 SDValue Ops[] = { Chain, Ptr, SV };
3794 return getNode(ISD::VAARG, dl, getVTList(VT, EVT::Other), Ops, 3);
3797 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT,
3798 const SDUse *Ops, unsigned NumOps) {
3800 case 0: return getNode(Opcode, DL, VT);
3801 case 1: return getNode(Opcode, DL, VT, Ops[0]);
3802 case 2: return getNode(Opcode, DL, VT, Ops[0], Ops[1]);
3803 case 3: return getNode(Opcode, DL, VT, Ops[0], Ops[1], Ops[2]);
3807 // Copy from an SDUse array into an SDValue array for use with
3808 // the regular getNode logic.
3809 SmallVector<SDValue, 8> NewOps(Ops, Ops + NumOps);
3810 return getNode(Opcode, DL, VT, &NewOps[0], NumOps);
3813 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT,
3814 const SDValue *Ops, unsigned NumOps) {
3816 case 0: return getNode(Opcode, DL, VT);
3817 case 1: return getNode(Opcode, DL, VT, Ops[0]);
3818 case 2: return getNode(Opcode, DL, VT, Ops[0], Ops[1]);
3819 case 3: return getNode(Opcode, DL, VT, Ops[0], Ops[1], Ops[2]);
3825 case ISD::SELECT_CC: {
3826 assert(NumOps == 5 && "SELECT_CC takes 5 operands!");
3827 assert(Ops[0].getValueType() == Ops[1].getValueType() &&
3828 "LHS and RHS of condition must have same type!");
3829 assert(Ops[2].getValueType() == Ops[3].getValueType() &&
3830 "True and False arms of SelectCC must have same type!");
3831 assert(Ops[2].getValueType() == VT &&
3832 "select_cc node must be of same type as true and false value!");
3836 assert(NumOps == 5 && "BR_CC takes 5 operands!");
3837 assert(Ops[2].getValueType() == Ops[3].getValueType() &&
3838 "LHS/RHS of comparison should match types!");
3845 SDVTList VTs = getVTList(VT);
3847 if (VT != EVT::Flag) {
3848 FoldingSetNodeID ID;
3849 AddNodeIDNode(ID, Opcode, VTs, Ops, NumOps);
3852 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
3853 return SDValue(E, 0);
3855 N = NodeAllocator.Allocate<SDNode>();
3856 new (N) SDNode(Opcode, DL, VTs, Ops, NumOps);
3857 CSEMap.InsertNode(N, IP);
3859 N = NodeAllocator.Allocate<SDNode>();
3860 new (N) SDNode(Opcode, DL, VTs, Ops, NumOps);
3863 AllNodes.push_back(N);
3867 return SDValue(N, 0);
3870 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL,
3871 const std::vector<EVT> &ResultTys,
3872 const SDValue *Ops, unsigned NumOps) {
3873 return getNode(Opcode, DL, getVTList(&ResultTys[0], ResultTys.size()),
3877 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL,
3878 const EVT *VTs, unsigned NumVTs,
3879 const SDValue *Ops, unsigned NumOps) {
3881 return getNode(Opcode, DL, VTs[0], Ops, NumOps);
3882 return getNode(Opcode, DL, makeVTList(VTs, NumVTs), Ops, NumOps);
3885 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, SDVTList VTList,
3886 const SDValue *Ops, unsigned NumOps) {
3887 if (VTList.NumVTs == 1)
3888 return getNode(Opcode, DL, VTList.VTs[0], Ops, NumOps);
3892 // FIXME: figure out how to safely handle things like
3893 // int foo(int x) { return 1 << (x & 255); }
3894 // int bar() { return foo(256); }
3895 case ISD::SRA_PARTS:
3896 case ISD::SRL_PARTS:
3897 case ISD::SHL_PARTS:
3898 if (N3.getOpcode() == ISD::SIGN_EXTEND_INREG &&
3899 cast<VTSDNode>(N3.getOperand(1))->getVT() != EVT::i1)
3900 return getNode(Opcode, DL, VT, N1, N2, N3.getOperand(0));
3901 else if (N3.getOpcode() == ISD::AND)
3902 if (ConstantSDNode *AndRHS = dyn_cast<ConstantSDNode>(N3.getOperand(1))) {
3903 // If the and is only masking out bits that cannot effect the shift,
3904 // eliminate the and.
3905 unsigned NumBits = VT.getSizeInBits()*2;
3906 if ((AndRHS->getValue() & (NumBits-1)) == NumBits-1)
3907 return getNode(Opcode, DL, VT, N1, N2, N3.getOperand(0));
3913 // Memoize the node unless it returns a flag.
3915 if (VTList.VTs[VTList.NumVTs-1] != EVT::Flag) {
3916 FoldingSetNodeID ID;
3917 AddNodeIDNode(ID, Opcode, VTList, Ops, NumOps);
3919 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
3920 return SDValue(E, 0);
3922 N = NodeAllocator.Allocate<UnarySDNode>();
3923 new (N) UnarySDNode(Opcode, DL, VTList, Ops[0]);
3924 } else if (NumOps == 2) {
3925 N = NodeAllocator.Allocate<BinarySDNode>();
3926 new (N) BinarySDNode(Opcode, DL, VTList, Ops[0], Ops[1]);
3927 } else if (NumOps == 3) {
3928 N = NodeAllocator.Allocate<TernarySDNode>();
3929 new (N) TernarySDNode(Opcode, DL, VTList, Ops[0], Ops[1], Ops[2]);
3931 N = NodeAllocator.Allocate<SDNode>();
3932 new (N) SDNode(Opcode, DL, VTList, Ops, NumOps);
3934 CSEMap.InsertNode(N, IP);
3937 N = NodeAllocator.Allocate<UnarySDNode>();
3938 new (N) UnarySDNode(Opcode, DL, VTList, Ops[0]);
3939 } else if (NumOps == 2) {
3940 N = NodeAllocator.Allocate<BinarySDNode>();
3941 new (N) BinarySDNode(Opcode, DL, VTList, Ops[0], Ops[1]);
3942 } else if (NumOps == 3) {
3943 N = NodeAllocator.Allocate<TernarySDNode>();
3944 new (N) TernarySDNode(Opcode, DL, VTList, Ops[0], Ops[1], Ops[2]);
3946 N = NodeAllocator.Allocate<SDNode>();
3947 new (N) SDNode(Opcode, DL, VTList, Ops, NumOps);
3950 AllNodes.push_back(N);
3954 return SDValue(N, 0);
3957 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, SDVTList VTList) {
3958 return getNode(Opcode, DL, VTList, 0, 0);
3961 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, SDVTList VTList,
3963 SDValue Ops[] = { N1 };
3964 return getNode(Opcode, DL, VTList, Ops, 1);
3967 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, SDVTList VTList,
3968 SDValue N1, SDValue N2) {
3969 SDValue Ops[] = { N1, N2 };
3970 return getNode(Opcode, DL, VTList, Ops, 2);
3973 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, SDVTList VTList,
3974 SDValue N1, SDValue N2, SDValue N3) {
3975 SDValue Ops[] = { N1, N2, N3 };
3976 return getNode(Opcode, DL, VTList, Ops, 3);
3979 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, SDVTList VTList,
3980 SDValue N1, SDValue N2, SDValue N3,
3982 SDValue Ops[] = { N1, N2, N3, N4 };
3983 return getNode(Opcode, DL, VTList, Ops, 4);
3986 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, SDVTList VTList,
3987 SDValue N1, SDValue N2, SDValue N3,
3988 SDValue N4, SDValue N5) {
3989 SDValue Ops[] = { N1, N2, N3, N4, N5 };
3990 return getNode(Opcode, DL, VTList, Ops, 5);
3993 SDVTList SelectionDAG::getVTList(EVT VT) {
3994 return makeVTList(SDNode::getValueTypeList(VT), 1);
3997 SDVTList SelectionDAG::getVTList(EVT VT1, EVT VT2) {
3998 for (std::vector<SDVTList>::reverse_iterator I = VTList.rbegin(),
3999 E = VTList.rend(); I != E; ++I)
4000 if (I->NumVTs == 2 && I->VTs[0] == VT1 && I->VTs[1] == VT2)
4003 EVT *Array = Allocator.Allocate<EVT>(2);
4006 SDVTList Result = makeVTList(Array, 2);
4007 VTList.push_back(Result);
4011 SDVTList SelectionDAG::getVTList(EVT VT1, EVT VT2, EVT VT3) {
4012 for (std::vector<SDVTList>::reverse_iterator I = VTList.rbegin(),
4013 E = VTList.rend(); I != E; ++I)
4014 if (I->NumVTs == 3 && I->VTs[0] == VT1 && I->VTs[1] == VT2 &&
4018 EVT *Array = Allocator.Allocate<EVT>(3);
4022 SDVTList Result = makeVTList(Array, 3);
4023 VTList.push_back(Result);
4027 SDVTList SelectionDAG::getVTList(EVT VT1, EVT VT2, EVT VT3, EVT VT4) {
4028 for (std::vector<SDVTList>::reverse_iterator I = VTList.rbegin(),
4029 E = VTList.rend(); I != E; ++I)
4030 if (I->NumVTs == 4 && I->VTs[0] == VT1 && I->VTs[1] == VT2 &&
4031 I->VTs[2] == VT3 && I->VTs[3] == VT4)
4034 EVT *Array = Allocator.Allocate<EVT>(3);
4039 SDVTList Result = makeVTList(Array, 4);
4040 VTList.push_back(Result);
4044 SDVTList SelectionDAG::getVTList(const EVT *VTs, unsigned NumVTs) {
4046 case 0: llvm_unreachable("Cannot have nodes without results!");
4047 case 1: return getVTList(VTs[0]);
4048 case 2: return getVTList(VTs[0], VTs[1]);
4049 case 3: return getVTList(VTs[0], VTs[1], VTs[2]);
4053 for (std::vector<SDVTList>::reverse_iterator I = VTList.rbegin(),
4054 E = VTList.rend(); I != E; ++I) {
4055 if (I->NumVTs != NumVTs || VTs[0] != I->VTs[0] || VTs[1] != I->VTs[1])
4058 bool NoMatch = false;
4059 for (unsigned i = 2; i != NumVTs; ++i)
4060 if (VTs[i] != I->VTs[i]) {
4068 EVT *Array = Allocator.Allocate<EVT>(NumVTs);
4069 std::copy(VTs, VTs+NumVTs, Array);
4070 SDVTList Result = makeVTList(Array, NumVTs);
4071 VTList.push_back(Result);
4076 /// UpdateNodeOperands - *Mutate* the specified node in-place to have the
4077 /// specified operands. If the resultant node already exists in the DAG,
4078 /// this does not modify the specified node, instead it returns the node that
4079 /// already exists. If the resultant node does not exist in the DAG, the
4080 /// input node is returned. As a degenerate case, if you specify the same
4081 /// input operands as the node already has, the input node is returned.
4082 SDValue SelectionDAG::UpdateNodeOperands(SDValue InN, SDValue Op) {
4083 SDNode *N = InN.getNode();
4084 assert(N->getNumOperands() == 1 && "Update with wrong number of operands");
4086 // Check to see if there is no change.
4087 if (Op == N->getOperand(0)) return InN;
4089 // See if the modified node already exists.
4090 void *InsertPos = 0;
4091 if (SDNode *Existing = FindModifiedNodeSlot(N, Op, InsertPos))
4092 return SDValue(Existing, InN.getResNo());
4094 // Nope it doesn't. Remove the node from its current place in the maps.
4096 if (!RemoveNodeFromCSEMaps(N))
4099 // Now we update the operands.
4100 N->OperandList[0].set(Op);
4102 // If this gets put into a CSE map, add it.
4103 if (InsertPos) CSEMap.InsertNode(N, InsertPos);
4107 SDValue SelectionDAG::
4108 UpdateNodeOperands(SDValue InN, SDValue Op1, SDValue Op2) {
4109 SDNode *N = InN.getNode();
4110 assert(N->getNumOperands() == 2 && "Update with wrong number of operands");
4112 // Check to see if there is no change.
4113 if (Op1 == N->getOperand(0) && Op2 == N->getOperand(1))
4114 return InN; // No operands changed, just return the input node.
4116 // See if the modified node already exists.
4117 void *InsertPos = 0;
4118 if (SDNode *Existing = FindModifiedNodeSlot(N, Op1, Op2, InsertPos))
4119 return SDValue(Existing, InN.getResNo());
4121 // Nope it doesn't. Remove the node from its current place in the maps.
4123 if (!RemoveNodeFromCSEMaps(N))
4126 // Now we update the operands.
4127 if (N->OperandList[0] != Op1)
4128 N->OperandList[0].set(Op1);
4129 if (N->OperandList[1] != Op2)
4130 N->OperandList[1].set(Op2);
4132 // If this gets put into a CSE map, add it.
4133 if (InsertPos) CSEMap.InsertNode(N, InsertPos);
4137 SDValue SelectionDAG::
4138 UpdateNodeOperands(SDValue N, SDValue Op1, SDValue Op2, SDValue Op3) {
4139 SDValue Ops[] = { Op1, Op2, Op3 };
4140 return UpdateNodeOperands(N, Ops, 3);
4143 SDValue SelectionDAG::
4144 UpdateNodeOperands(SDValue N, SDValue Op1, SDValue Op2,
4145 SDValue Op3, SDValue Op4) {
4146 SDValue Ops[] = { Op1, Op2, Op3, Op4 };
4147 return UpdateNodeOperands(N, Ops, 4);
4150 SDValue SelectionDAG::
4151 UpdateNodeOperands(SDValue N, SDValue Op1, SDValue Op2,
4152 SDValue Op3, SDValue Op4, SDValue Op5) {
4153 SDValue Ops[] = { Op1, Op2, Op3, Op4, Op5 };
4154 return UpdateNodeOperands(N, Ops, 5);
4157 SDValue SelectionDAG::
4158 UpdateNodeOperands(SDValue InN, const SDValue *Ops, unsigned NumOps) {
4159 SDNode *N = InN.getNode();
4160 assert(N->getNumOperands() == NumOps &&
4161 "Update with wrong number of operands");
4163 // Check to see if there is no change.
4164 bool AnyChange = false;
4165 for (unsigned i = 0; i != NumOps; ++i) {
4166 if (Ops[i] != N->getOperand(i)) {
4172 // No operands changed, just return the input node.
4173 if (!AnyChange) return InN;
4175 // See if the modified node already exists.
4176 void *InsertPos = 0;
4177 if (SDNode *Existing = FindModifiedNodeSlot(N, Ops, NumOps, InsertPos))
4178 return SDValue(Existing, InN.getResNo());
4180 // Nope it doesn't. Remove the node from its current place in the maps.
4182 if (!RemoveNodeFromCSEMaps(N))
4185 // Now we update the operands.
4186 for (unsigned i = 0; i != NumOps; ++i)
4187 if (N->OperandList[i] != Ops[i])
4188 N->OperandList[i].set(Ops[i]);
4190 // If this gets put into a CSE map, add it.
4191 if (InsertPos) CSEMap.InsertNode(N, InsertPos);
4195 /// DropOperands - Release the operands and set this node to have
4197 void SDNode::DropOperands() {
4198 // Unlike the code in MorphNodeTo that does this, we don't need to
4199 // watch for dead nodes here.
4200 for (op_iterator I = op_begin(), E = op_end(); I != E; ) {
4206 /// SelectNodeTo - These are wrappers around MorphNodeTo that accept a
4209 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4211 SDVTList VTs = getVTList(VT);
4212 return SelectNodeTo(N, MachineOpc, VTs, 0, 0);
4215 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4216 EVT VT, SDValue Op1) {
4217 SDVTList VTs = getVTList(VT);
4218 SDValue Ops[] = { Op1 };
4219 return SelectNodeTo(N, MachineOpc, VTs, Ops, 1);
4222 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4223 EVT VT, SDValue Op1,
4225 SDVTList VTs = getVTList(VT);
4226 SDValue Ops[] = { Op1, Op2 };
4227 return SelectNodeTo(N, MachineOpc, VTs, Ops, 2);
4230 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4231 EVT VT, SDValue Op1,
4232 SDValue Op2, SDValue Op3) {
4233 SDVTList VTs = getVTList(VT);
4234 SDValue Ops[] = { Op1, Op2, Op3 };
4235 return SelectNodeTo(N, MachineOpc, VTs, Ops, 3);
4238 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4239 EVT VT, const SDValue *Ops,
4241 SDVTList VTs = getVTList(VT);
4242 return SelectNodeTo(N, MachineOpc, VTs, Ops, NumOps);
4245 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4246 EVT VT1, EVT VT2, const SDValue *Ops,
4248 SDVTList VTs = getVTList(VT1, VT2);
4249 return SelectNodeTo(N, MachineOpc, VTs, Ops, NumOps);
4252 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4254 SDVTList VTs = getVTList(VT1, VT2);
4255 return SelectNodeTo(N, MachineOpc, VTs, (SDValue *)0, 0);
4258 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4259 EVT VT1, EVT VT2, EVT VT3,
4260 const SDValue *Ops, unsigned NumOps) {
4261 SDVTList VTs = getVTList(VT1, VT2, VT3);
4262 return SelectNodeTo(N, MachineOpc, VTs, Ops, NumOps);
4265 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4266 EVT VT1, EVT VT2, EVT VT3, EVT VT4,
4267 const SDValue *Ops, unsigned NumOps) {
4268 SDVTList VTs = getVTList(VT1, VT2, VT3, VT4);
4269 return SelectNodeTo(N, MachineOpc, VTs, Ops, NumOps);
4272 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4275 SDVTList VTs = getVTList(VT1, VT2);
4276 SDValue Ops[] = { Op1 };
4277 return SelectNodeTo(N, MachineOpc, VTs, Ops, 1);
4280 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4282 SDValue Op1, SDValue Op2) {
4283 SDVTList VTs = getVTList(VT1, VT2);
4284 SDValue Ops[] = { Op1, Op2 };
4285 return SelectNodeTo(N, MachineOpc, VTs, Ops, 2);
4288 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4290 SDValue Op1, SDValue Op2,
4292 SDVTList VTs = getVTList(VT1, VT2);
4293 SDValue Ops[] = { Op1, Op2, Op3 };
4294 return SelectNodeTo(N, MachineOpc, VTs, Ops, 3);
4297 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4298 EVT VT1, EVT VT2, EVT VT3,
4299 SDValue Op1, SDValue Op2,
4301 SDVTList VTs = getVTList(VT1, VT2, VT3);
4302 SDValue Ops[] = { Op1, Op2, Op3 };
4303 return SelectNodeTo(N, MachineOpc, VTs, Ops, 3);
4306 SDNode *SelectionDAG::SelectNodeTo(SDNode *N, unsigned MachineOpc,
4307 SDVTList VTs, const SDValue *Ops,
4309 return MorphNodeTo(N, ~MachineOpc, VTs, Ops, NumOps);
4312 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4314 SDVTList VTs = getVTList(VT);
4315 return MorphNodeTo(N, Opc, VTs, 0, 0);
4318 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4319 EVT VT, SDValue Op1) {
4320 SDVTList VTs = getVTList(VT);
4321 SDValue Ops[] = { Op1 };
4322 return MorphNodeTo(N, Opc, VTs, Ops, 1);
4325 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4326 EVT VT, SDValue Op1,
4328 SDVTList VTs = getVTList(VT);
4329 SDValue Ops[] = { Op1, Op2 };
4330 return MorphNodeTo(N, Opc, VTs, Ops, 2);
4333 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4334 EVT VT, SDValue Op1,
4335 SDValue Op2, SDValue Op3) {
4336 SDVTList VTs = getVTList(VT);
4337 SDValue Ops[] = { Op1, Op2, Op3 };
4338 return MorphNodeTo(N, Opc, VTs, Ops, 3);
4341 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4342 EVT VT, const SDValue *Ops,
4344 SDVTList VTs = getVTList(VT);
4345 return MorphNodeTo(N, Opc, VTs, Ops, NumOps);
4348 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4349 EVT VT1, EVT VT2, const SDValue *Ops,
4351 SDVTList VTs = getVTList(VT1, VT2);
4352 return MorphNodeTo(N, Opc, VTs, Ops, NumOps);
4355 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4357 SDVTList VTs = getVTList(VT1, VT2);
4358 return MorphNodeTo(N, Opc, VTs, (SDValue *)0, 0);
4361 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4362 EVT VT1, EVT VT2, EVT VT3,
4363 const SDValue *Ops, unsigned NumOps) {
4364 SDVTList VTs = getVTList(VT1, VT2, VT3);
4365 return MorphNodeTo(N, Opc, VTs, Ops, NumOps);
4368 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4371 SDVTList VTs = getVTList(VT1, VT2);
4372 SDValue Ops[] = { Op1 };
4373 return MorphNodeTo(N, Opc, VTs, Ops, 1);
4376 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4378 SDValue Op1, SDValue Op2) {
4379 SDVTList VTs = getVTList(VT1, VT2);
4380 SDValue Ops[] = { Op1, Op2 };
4381 return MorphNodeTo(N, Opc, VTs, Ops, 2);
4384 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4386 SDValue Op1, SDValue Op2,
4388 SDVTList VTs = getVTList(VT1, VT2);
4389 SDValue Ops[] = { Op1, Op2, Op3 };
4390 return MorphNodeTo(N, Opc, VTs, Ops, 3);
4393 /// MorphNodeTo - These *mutate* the specified node to have the specified
4394 /// return type, opcode, and operands.
4396 /// Note that MorphNodeTo returns the resultant node. If there is already a
4397 /// node of the specified opcode and operands, it returns that node instead of
4398 /// the current one. Note that the DebugLoc need not be the same.
4400 /// Using MorphNodeTo is faster than creating a new node and swapping it in
4401 /// with ReplaceAllUsesWith both because it often avoids allocating a new
4402 /// node, and because it doesn't require CSE recalculation for any of
4403 /// the node's users.
4405 SDNode *SelectionDAG::MorphNodeTo(SDNode *N, unsigned Opc,
4406 SDVTList VTs, const SDValue *Ops,
4408 // If an identical node already exists, use it.
4410 if (VTs.VTs[VTs.NumVTs-1] != EVT::Flag) {
4411 FoldingSetNodeID ID;
4412 AddNodeIDNode(ID, Opc, VTs, Ops, NumOps);
4413 if (SDNode *ON = CSEMap.FindNodeOrInsertPos(ID, IP))
4417 if (!RemoveNodeFromCSEMaps(N))
4420 // Start the morphing.
4422 N->ValueList = VTs.VTs;
4423 N->NumValues = VTs.NumVTs;
4425 // Clear the operands list, updating used nodes to remove this from their
4426 // use list. Keep track of any operands that become dead as a result.
4427 SmallPtrSet<SDNode*, 16> DeadNodeSet;
4428 for (SDNode::op_iterator I = N->op_begin(), E = N->op_end(); I != E; ) {
4430 SDNode *Used = Use.getNode();
4432 if (Used->use_empty())
4433 DeadNodeSet.insert(Used);
4436 // If NumOps is larger than the # of operands we currently have, reallocate
4437 // the operand list.
4438 if (NumOps > N->NumOperands) {
4439 if (N->OperandsNeedDelete)
4440 delete[] N->OperandList;
4442 if (N->isMachineOpcode()) {
4443 // We're creating a final node that will live unmorphed for the
4444 // remainder of the current SelectionDAG iteration, so we can allocate
4445 // the operands directly out of a pool with no recycling metadata.
4446 N->OperandList = OperandAllocator.Allocate<SDUse>(NumOps);
4447 N->OperandsNeedDelete = false;
4449 N->OperandList = new SDUse[NumOps];
4450 N->OperandsNeedDelete = true;
4454 // Assign the new operands.
4455 N->NumOperands = NumOps;
4456 for (unsigned i = 0, e = NumOps; i != e; ++i) {
4457 N->OperandList[i].setUser(N);
4458 N->OperandList[i].setInitial(Ops[i]);
4461 // Delete any nodes that are still dead after adding the uses for the
4463 SmallVector<SDNode *, 16> DeadNodes;
4464 for (SmallPtrSet<SDNode *, 16>::iterator I = DeadNodeSet.begin(),
4465 E = DeadNodeSet.end(); I != E; ++I)
4466 if ((*I)->use_empty())
4467 DeadNodes.push_back(*I);
4468 RemoveDeadNodes(DeadNodes);
4471 CSEMap.InsertNode(N, IP); // Memoize the new node.
4476 /// getTargetNode - These are used for target selectors to create a new node
4477 /// with specified return type(s), target opcode, and operands.
4479 /// Note that getTargetNode returns the resultant node. If there is already a
4480 /// node of the specified opcode and operands, it returns that node instead of
4481 /// the current one.
4482 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl, EVT VT) {
4483 return getNode(~Opcode, dl, VT).getNode();
4486 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl, EVT VT,
4488 return getNode(~Opcode, dl, VT, Op1).getNode();
4491 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl, EVT VT,
4492 SDValue Op1, SDValue Op2) {
4493 return getNode(~Opcode, dl, VT, Op1, Op2).getNode();
4496 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl, EVT VT,
4497 SDValue Op1, SDValue Op2,
4499 return getNode(~Opcode, dl, VT, Op1, Op2, Op3).getNode();
4502 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl, EVT VT,
4503 const SDValue *Ops, unsigned NumOps) {
4504 return getNode(~Opcode, dl, VT, Ops, NumOps).getNode();
4507 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl,
4509 SDVTList VTs = getVTList(VT1, VT2);
4511 return getNode(~Opcode, dl, VTs, &Op, 0).getNode();
4514 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl, EVT VT1,
4515 EVT VT2, SDValue Op1) {
4516 SDVTList VTs = getVTList(VT1, VT2);
4517 return getNode(~Opcode, dl, VTs, &Op1, 1).getNode();
4520 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl, EVT VT1,
4521 EVT VT2, SDValue Op1,
4523 SDVTList VTs = getVTList(VT1, VT2);
4524 SDValue Ops[] = { Op1, Op2 };
4525 return getNode(~Opcode, dl, VTs, Ops, 2).getNode();
4528 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl, EVT VT1,
4529 EVT VT2, SDValue Op1,
4530 SDValue Op2, SDValue Op3) {
4531 SDVTList VTs = getVTList(VT1, VT2);
4532 SDValue Ops[] = { Op1, Op2, Op3 };
4533 return getNode(~Opcode, dl, VTs, Ops, 3).getNode();
4536 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl,
4538 const SDValue *Ops, unsigned NumOps) {
4539 SDVTList VTs = getVTList(VT1, VT2);
4540 return getNode(~Opcode, dl, VTs, Ops, NumOps).getNode();
4543 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl,
4544 EVT VT1, EVT VT2, EVT VT3,
4545 SDValue Op1, SDValue Op2) {
4546 SDVTList VTs = getVTList(VT1, VT2, VT3);
4547 SDValue Ops[] = { Op1, Op2 };
4548 return getNode(~Opcode, dl, VTs, Ops, 2).getNode();
4551 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl,
4552 EVT VT1, EVT VT2, EVT VT3,
4553 SDValue Op1, SDValue Op2,
4555 SDVTList VTs = getVTList(VT1, VT2, VT3);
4556 SDValue Ops[] = { Op1, Op2, Op3 };
4557 return getNode(~Opcode, dl, VTs, Ops, 3).getNode();
4560 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl,
4561 EVT VT1, EVT VT2, EVT VT3,
4562 const SDValue *Ops, unsigned NumOps) {
4563 SDVTList VTs = getVTList(VT1, VT2, VT3);
4564 return getNode(~Opcode, dl, VTs, Ops, NumOps).getNode();
4567 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl, EVT VT1,
4568 EVT VT2, EVT VT3, EVT VT4,
4569 const SDValue *Ops, unsigned NumOps) {
4570 SDVTList VTs = getVTList(VT1, VT2, VT3, VT4);
4571 return getNode(~Opcode, dl, VTs, Ops, NumOps).getNode();
4574 SDNode *SelectionDAG::getTargetNode(unsigned Opcode, DebugLoc dl,
4575 const std::vector<EVT> &ResultTys,
4576 const SDValue *Ops, unsigned NumOps) {
4577 return getNode(~Opcode, dl, ResultTys, Ops, NumOps).getNode();
4580 /// getNodeIfExists - Get the specified node if it's already available, or
4581 /// else return NULL.
4582 SDNode *SelectionDAG::getNodeIfExists(unsigned Opcode, SDVTList VTList,
4583 const SDValue *Ops, unsigned NumOps) {
4584 if (VTList.VTs[VTList.NumVTs-1] != EVT::Flag) {
4585 FoldingSetNodeID ID;
4586 AddNodeIDNode(ID, Opcode, VTList, Ops, NumOps);
4588 if (SDNode *E = CSEMap.FindNodeOrInsertPos(ID, IP))
4594 /// ReplaceAllUsesWith - Modify anything using 'From' to use 'To' instead.
4595 /// This can cause recursive merging of nodes in the DAG.
4597 /// This version assumes From has a single result value.
4599 void SelectionDAG::ReplaceAllUsesWith(SDValue FromN, SDValue To,
4600 DAGUpdateListener *UpdateListener) {
4601 SDNode *From = FromN.getNode();
4602 assert(From->getNumValues() == 1 && FromN.getResNo() == 0 &&
4603 "Cannot replace with this method!");
4604 assert(From != To.getNode() && "Cannot replace uses of with self");
4606 // Iterate over all the existing uses of From. New uses will be added
4607 // to the beginning of the use list, which we avoid visiting.
4608 // This specifically avoids visiting uses of From that arise while the
4609 // replacement is happening, because any such uses would be the result
4610 // of CSE: If an existing node looks like From after one of its operands
4611 // is replaced by To, we don't want to replace of all its users with To
4612 // too. See PR3018 for more info.
4613 SDNode::use_iterator UI = From->use_begin(), UE = From->use_end();
4617 // This node is about to morph, remove its old self from the CSE maps.
4618 RemoveNodeFromCSEMaps(User);
4620 // A user can appear in a use list multiple times, and when this
4621 // happens the uses are usually next to each other in the list.
4622 // To help reduce the number of CSE recomputations, process all
4623 // the uses of this user that we can find this way.
4625 SDUse &Use = UI.getUse();
4628 } while (UI != UE && *UI == User);
4630 // Now that we have modified User, add it back to the CSE maps. If it
4631 // already exists there, recursively merge the results together.
4632 AddModifiedNodeToCSEMaps(User, UpdateListener);
4636 /// ReplaceAllUsesWith - Modify anything using 'From' to use 'To' instead.
4637 /// This can cause recursive merging of nodes in the DAG.
4639 /// This version assumes that for each value of From, there is a
4640 /// corresponding value in To in the same position with the same type.
4642 void SelectionDAG::ReplaceAllUsesWith(SDNode *From, SDNode *To,
4643 DAGUpdateListener *UpdateListener) {
4645 for (unsigned i = 0, e = From->getNumValues(); i != e; ++i)
4646 assert((!From->hasAnyUseOfValue(i) ||
4647 From->getValueType(i) == To->getValueType(i)) &&
4648 "Cannot use this version of ReplaceAllUsesWith!");
4651 // Handle the trivial case.
4655 // Iterate over just the existing users of From. See the comments in
4656 // the ReplaceAllUsesWith above.
4657 SDNode::use_iterator UI = From->use_begin(), UE = From->use_end();
4661 // This node is about to morph, remove its old self from the CSE maps.
4662 RemoveNodeFromCSEMaps(User);
4664 // A user can appear in a use list multiple times, and when this
4665 // happens the uses are usually next to each other in the list.
4666 // To help reduce the number of CSE recomputations, process all
4667 // the uses of this user that we can find this way.
4669 SDUse &Use = UI.getUse();
4672 } while (UI != UE && *UI == User);
4674 // Now that we have modified User, add it back to the CSE maps. If it
4675 // already exists there, recursively merge the results together.
4676 AddModifiedNodeToCSEMaps(User, UpdateListener);
4680 /// ReplaceAllUsesWith - Modify anything using 'From' to use 'To' instead.
4681 /// This can cause recursive merging of nodes in the DAG.
4683 /// This version can replace From with any result values. To must match the
4684 /// number and types of values returned by From.
4685 void SelectionDAG::ReplaceAllUsesWith(SDNode *From,
4687 DAGUpdateListener *UpdateListener) {
4688 if (From->getNumValues() == 1) // Handle the simple case efficiently.
4689 return ReplaceAllUsesWith(SDValue(From, 0), To[0], UpdateListener);
4691 // Iterate over just the existing users of From. See the comments in
4692 // the ReplaceAllUsesWith above.
4693 SDNode::use_iterator UI = From->use_begin(), UE = From->use_end();
4697 // This node is about to morph, remove its old self from the CSE maps.
4698 RemoveNodeFromCSEMaps(User);
4700 // A user can appear in a use list multiple times, and when this
4701 // happens the uses are usually next to each other in the list.
4702 // To help reduce the number of CSE recomputations, process all
4703 // the uses of this user that we can find this way.
4705 SDUse &Use = UI.getUse();
4706 const SDValue &ToOp = To[Use.getResNo()];
4709 } while (UI != UE && *UI == User);
4711 // Now that we have modified User, add it back to the CSE maps. If it
4712 // already exists there, recursively merge the results together.
4713 AddModifiedNodeToCSEMaps(User, UpdateListener);
4717 /// ReplaceAllUsesOfValueWith - Replace any uses of From with To, leaving
4718 /// uses of other values produced by From.getNode() alone. The Deleted
4719 /// vector is handled the same way as for ReplaceAllUsesWith.
4720 void SelectionDAG::ReplaceAllUsesOfValueWith(SDValue From, SDValue To,
4721 DAGUpdateListener *UpdateListener){
4722 // Handle the really simple, really trivial case efficiently.
4723 if (From == To) return;
4725 // Handle the simple, trivial, case efficiently.
4726 if (From.getNode()->getNumValues() == 1) {
4727 ReplaceAllUsesWith(From, To, UpdateListener);
4731 // Iterate over just the existing users of From. See the comments in
4732 // the ReplaceAllUsesWith above.
4733 SDNode::use_iterator UI = From.getNode()->use_begin(),
4734 UE = From.getNode()->use_end();
4737 bool UserRemovedFromCSEMaps = false;
4739 // A user can appear in a use list multiple times, and when this
4740 // happens the uses are usually next to each other in the list.
4741 // To help reduce the number of CSE recomputations, process all
4742 // the uses of this user that we can find this way.
4744 SDUse &Use = UI.getUse();
4746 // Skip uses of different values from the same node.
4747 if (Use.getResNo() != From.getResNo()) {
4752 // If this node hasn't been modified yet, it's still in the CSE maps,
4753 // so remove its old self from the CSE maps.
4754 if (!UserRemovedFromCSEMaps) {
4755 RemoveNodeFromCSEMaps(User);
4756 UserRemovedFromCSEMaps = true;
4761 } while (UI != UE && *UI == User);
4763 // We are iterating over all uses of the From node, so if a use
4764 // doesn't use the specific value, no changes are made.
4765 if (!UserRemovedFromCSEMaps)
4768 // Now that we have modified User, add it back to the CSE maps. If it
4769 // already exists there, recursively merge the results together.
4770 AddModifiedNodeToCSEMaps(User, UpdateListener);
4775 /// UseMemo - This class is used by SelectionDAG::ReplaceAllUsesOfValuesWith
4776 /// to record information about a use.
4783 /// operator< - Sort Memos by User.
4784 bool operator<(const UseMemo &L, const UseMemo &R) {
4785 return (intptr_t)L.User < (intptr_t)R.User;
4789 /// ReplaceAllUsesOfValuesWith - Replace any uses of From with To, leaving
4790 /// uses of other values produced by From.getNode() alone. The same value
4791 /// may appear in both the From and To list. The Deleted vector is
4792 /// handled the same way as for ReplaceAllUsesWith.
4793 void SelectionDAG::ReplaceAllUsesOfValuesWith(const SDValue *From,
4796 DAGUpdateListener *UpdateListener){
4797 // Handle the simple, trivial case efficiently.
4799 return ReplaceAllUsesOfValueWith(*From, *To, UpdateListener);
4801 // Read up all the uses and make records of them. This helps
4802 // processing new uses that are introduced during the
4803 // replacement process.
4804 SmallVector<UseMemo, 4> Uses;
4805 for (unsigned i = 0; i != Num; ++i) {
4806 unsigned FromResNo = From[i].getResNo();
4807 SDNode *FromNode = From[i].getNode();
4808 for (SDNode::use_iterator UI = FromNode->use_begin(),
4809 E = FromNode->use_end(); UI != E; ++UI) {
4810 SDUse &Use = UI.getUse();
4811 if (Use.getResNo() == FromResNo) {
4812 UseMemo Memo = { *UI, i, &Use };
4813 Uses.push_back(Memo);
4818 // Sort the uses, so that all the uses from a given User are together.
4819 std::sort(Uses.begin(), Uses.end());
4821 for (unsigned UseIndex = 0, UseIndexEnd = Uses.size();
4822 UseIndex != UseIndexEnd; ) {
4823 // We know that this user uses some value of From. If it is the right
4824 // value, update it.
4825 SDNode *User = Uses[UseIndex].User;
4827 // This node is about to morph, remove its old self from the CSE maps.
4828 RemoveNodeFromCSEMaps(User);
4830 // The Uses array is sorted, so all the uses for a given User
4831 // are next to each other in the list.
4832 // To help reduce the number of CSE recomputations, process all
4833 // the uses of this user that we can find this way.
4835 unsigned i = Uses[UseIndex].Index;
4836 SDUse &Use = *Uses[UseIndex].Use;
4840 } while (UseIndex != UseIndexEnd && Uses[UseIndex].User == User);
4842 // Now that we have modified User, add it back to the CSE maps. If it
4843 // already exists there, recursively merge the results together.
4844 AddModifiedNodeToCSEMaps(User, UpdateListener);
4848 /// AssignTopologicalOrder - Assign a unique node id for each node in the DAG
4849 /// based on their topological order. It returns the maximum id and a vector
4850 /// of the SDNodes* in assigned order by reference.
4851 unsigned SelectionDAG::AssignTopologicalOrder() {
4853 unsigned DAGSize = 0;
4855 // SortedPos tracks the progress of the algorithm. Nodes before it are
4856 // sorted, nodes after it are unsorted. When the algorithm completes
4857 // it is at the end of the list.
4858 allnodes_iterator SortedPos = allnodes_begin();
4860 // Visit all the nodes. Move nodes with no operands to the front of
4861 // the list immediately. Annotate nodes that do have operands with their
4862 // operand count. Before we do this, the Node Id fields of the nodes
4863 // may contain arbitrary values. After, the Node Id fields for nodes
4864 // before SortedPos will contain the topological sort index, and the
4865 // Node Id fields for nodes At SortedPos and after will contain the
4866 // count of outstanding operands.
4867 for (allnodes_iterator I = allnodes_begin(),E = allnodes_end(); I != E; ) {
4869 unsigned Degree = N->getNumOperands();
4871 // A node with no uses, add it to the result array immediately.
4872 N->setNodeId(DAGSize++);
4873 allnodes_iterator Q = N;
4875 SortedPos = AllNodes.insert(SortedPos, AllNodes.remove(Q));
4878 // Temporarily use the Node Id as scratch space for the degree count.
4879 N->setNodeId(Degree);
4883 // Visit all the nodes. As we iterate, moves nodes into sorted order,
4884 // such that by the time the end is reached all nodes will be sorted.
4885 for (allnodes_iterator I = allnodes_begin(),E = allnodes_end(); I != E; ++I) {
4887 for (SDNode::use_iterator UI = N->use_begin(), UE = N->use_end();
4890 unsigned Degree = P->getNodeId();
4893 // All of P's operands are sorted, so P may sorted now.
4894 P->setNodeId(DAGSize++);
4896 SortedPos = AllNodes.insert(SortedPos, AllNodes.remove(P));
4899 // Update P's outstanding operand count.
4900 P->setNodeId(Degree);
4905 assert(SortedPos == AllNodes.end() &&
4906 "Topological sort incomplete!");
4907 assert(AllNodes.front().getOpcode() == ISD::EntryToken &&
4908 "First node in topological sort is not the entry token!");
4909 assert(AllNodes.front().getNodeId() == 0 &&
4910 "First node in topological sort has non-zero id!");
4911 assert(AllNodes.front().getNumOperands() == 0 &&
4912 "First node in topological sort has operands!");
4913 assert(AllNodes.back().getNodeId() == (int)DAGSize-1 &&
4914 "Last node in topologic sort has unexpected id!");
4915 assert(AllNodes.back().use_empty() &&
4916 "Last node in topologic sort has users!");
4917 assert(DAGSize == allnodes_size() && "Node count mismatch!");
4923 //===----------------------------------------------------------------------===//
4925 //===----------------------------------------------------------------------===//
4927 HandleSDNode::~HandleSDNode() {
4931 GlobalAddressSDNode::GlobalAddressSDNode(unsigned Opc, const GlobalValue *GA,
4932 EVT VT, int64_t o, unsigned char TF)
4933 : SDNode(Opc, DebugLoc::getUnknownLoc(), getSDVTList(VT)),
4934 Offset(o), TargetFlags(TF) {
4935 TheGlobal = const_cast<GlobalValue*>(GA);
4938 MemSDNode::MemSDNode(unsigned Opc, DebugLoc dl, SDVTList VTs, EVT memvt,
4939 const Value *srcValue, int SVO,
4940 unsigned alignment, bool vol)
4941 : SDNode(Opc, dl, VTs), MemoryVT(memvt), SrcValue(srcValue), SVOffset(SVO) {
4942 SubclassData = encodeMemSDNodeFlags(0, ISD::UNINDEXED, vol, alignment);
4943 assert(isPowerOf2_32(alignment) && "Alignment is not a power of 2!");
4944 assert(getAlignment() == alignment && "Alignment representation error!");
4945 assert(isVolatile() == vol && "Volatile representation error!");
4948 MemSDNode::MemSDNode(unsigned Opc, DebugLoc dl, SDVTList VTs,
4950 unsigned NumOps, EVT memvt, const Value *srcValue,
4951 int SVO, unsigned alignment, bool vol)
4952 : SDNode(Opc, dl, VTs, Ops, NumOps),
4953 MemoryVT(memvt), SrcValue(srcValue), SVOffset(SVO) {
4954 SubclassData = encodeMemSDNodeFlags(0, ISD::UNINDEXED, vol, alignment);
4955 assert(isPowerOf2_32(alignment) && "Alignment is not a power of 2!");
4956 assert(getAlignment() == alignment && "Alignment representation error!");
4957 assert(isVolatile() == vol && "Volatile representation error!");
4960 /// getMemOperand - Return a MachineMemOperand object describing the memory
4961 /// reference performed by this memory reference.
4962 MachineMemOperand MemSDNode::getMemOperand() const {
4964 if (isa<LoadSDNode>(this))
4965 Flags = MachineMemOperand::MOLoad;
4966 else if (isa<StoreSDNode>(this))
4967 Flags = MachineMemOperand::MOStore;
4968 else if (isa<AtomicSDNode>(this)) {
4969 Flags = MachineMemOperand::MOLoad | MachineMemOperand::MOStore;
4972 const MemIntrinsicSDNode* MemIntrinNode = dyn_cast<MemIntrinsicSDNode>(this);
4973 assert(MemIntrinNode && "Unknown MemSDNode opcode!");
4974 if (MemIntrinNode->readMem()) Flags |= MachineMemOperand::MOLoad;
4975 if (MemIntrinNode->writeMem()) Flags |= MachineMemOperand::MOStore;
4978 int Size = (getMemoryVT().getSizeInBits() + 7) >> 3;
4979 if (isVolatile()) Flags |= MachineMemOperand::MOVolatile;
4981 // Check if the memory reference references a frame index
4982 const FrameIndexSDNode *FI =
4983 dyn_cast<const FrameIndexSDNode>(getBasePtr().getNode());
4984 if (!getSrcValue() && FI)
4985 return MachineMemOperand(PseudoSourceValue::getFixedStack(FI->getIndex()),
4986 Flags, 0, Size, getAlignment());
4988 return MachineMemOperand(getSrcValue(), Flags, getSrcValueOffset(),
4989 Size, getAlignment());
4992 /// Profile - Gather unique data for the node.
4994 void SDNode::Profile(FoldingSetNodeID &ID) const {
4995 AddNodeIDNode(ID, this);
4998 static ManagedStatic<std::set<EVT, EVT::compareRawBits> > EVTs;
4999 static EVT VTs[EVT::LAST_VALUETYPE];
5000 static ManagedStatic<sys::SmartMutex<true> > VTMutex;
5002 /// getValueTypeList - Return a pointer to the specified value type.
5004 const EVT *SDNode::getValueTypeList(EVT VT) {
5005 sys::SmartScopedLock<true> Lock(*VTMutex);
5006 if (VT.isExtended()) {
5007 return &(*EVTs->insert(VT).first);
5009 VTs[VT.getSimpleVT()] = VT;
5010 return &VTs[VT.getSimpleVT()];
5014 /// hasNUsesOfValue - Return true if there are exactly NUSES uses of the
5015 /// indicated value. This method ignores uses of other values defined by this
5017 bool SDNode::hasNUsesOfValue(unsigned NUses, unsigned Value) const {
5018 assert(Value < getNumValues() && "Bad value!");
5020 // TODO: Only iterate over uses of a given value of the node
5021 for (SDNode::use_iterator UI = use_begin(), E = use_end(); UI != E; ++UI) {
5022 if (UI.getUse().getResNo() == Value) {
5029 // Found exactly the right number of uses?
5034 /// hasAnyUseOfValue - Return true if there are any use of the indicated
5035 /// value. This method ignores uses of other values defined by this operation.
5036 bool SDNode::hasAnyUseOfValue(unsigned Value) const {
5037 assert(Value < getNumValues() && "Bad value!");
5039 for (SDNode::use_iterator UI = use_begin(), E = use_end(); UI != E; ++UI)
5040 if (UI.getUse().getResNo() == Value)
5047 /// isOnlyUserOf - Return true if this node is the only use of N.
5049 bool SDNode::isOnlyUserOf(SDNode *N) const {
5051 for (SDNode::use_iterator I = N->use_begin(), E = N->use_end(); I != E; ++I) {
5062 /// isOperand - Return true if this node is an operand of N.
5064 bool SDValue::isOperandOf(SDNode *N) const {
5065 for (unsigned i = 0, e = N->getNumOperands(); i != e; ++i)
5066 if (*this == N->getOperand(i))
5071 bool SDNode::isOperandOf(SDNode *N) const {
5072 for (unsigned i = 0, e = N->NumOperands; i != e; ++i)
5073 if (this == N->OperandList[i].getNode())
5078 /// reachesChainWithoutSideEffects - Return true if this operand (which must
5079 /// be a chain) reaches the specified operand without crossing any
5080 /// side-effecting instructions. In practice, this looks through token
5081 /// factors and non-volatile loads. In order to remain efficient, this only
5082 /// looks a couple of nodes in, it does not do an exhaustive search.
5083 bool SDValue::reachesChainWithoutSideEffects(SDValue Dest,
5084 unsigned Depth) const {
5085 if (*this == Dest) return true;
5087 // Don't search too deeply, we just want to be able to see through
5088 // TokenFactor's etc.
5089 if (Depth == 0) return false;
5091 // If this is a token factor, all inputs to the TF happen in parallel. If any
5092 // of the operands of the TF reach dest, then we can do the xform.
5093 if (getOpcode() == ISD::TokenFactor) {
5094 for (unsigned i = 0, e = getNumOperands(); i != e; ++i)
5095 if (getOperand(i).reachesChainWithoutSideEffects(Dest, Depth-1))
5100 // Loads don't have side effects, look through them.
5101 if (LoadSDNode *Ld = dyn_cast<LoadSDNode>(*this)) {
5102 if (!Ld->isVolatile())
5103 return Ld->getChain().reachesChainWithoutSideEffects(Dest, Depth-1);
5109 static void findPredecessor(SDNode *N, const SDNode *P, bool &found,
5110 SmallPtrSet<SDNode *, 32> &Visited) {
5111 if (found || !Visited.insert(N))
5114 for (unsigned i = 0, e = N->getNumOperands(); !found && i != e; ++i) {
5115 SDNode *Op = N->getOperand(i).getNode();
5120 findPredecessor(Op, P, found, Visited);
5124 /// isPredecessorOf - Return true if this node is a predecessor of N. This node
5125 /// is either an operand of N or it can be reached by recursively traversing
5126 /// up the operands.
5127 /// NOTE: this is an expensive method. Use it carefully.
5128 bool SDNode::isPredecessorOf(SDNode *N) const {
5129 SmallPtrSet<SDNode *, 32> Visited;
5131 findPredecessor(N, this, found, Visited);
5135 uint64_t SDNode::getConstantOperandVal(unsigned Num) const {
5136 assert(Num < NumOperands && "Invalid child # of SDNode!");
5137 return cast<ConstantSDNode>(OperandList[Num])->getZExtValue();
5140 std::string SDNode::getOperationName(const SelectionDAG *G) const {
5141 switch (getOpcode()) {
5143 if (getOpcode() < ISD::BUILTIN_OP_END)
5144 return "<<Unknown DAG Node>>";
5145 if (isMachineOpcode()) {
5147 if (const TargetInstrInfo *TII = G->getTarget().getInstrInfo())
5148 if (getMachineOpcode() < TII->getNumOpcodes())
5149 return TII->get(getMachineOpcode()).getName();
5150 return "<<Unknown Machine Node>>";
5153 const TargetLowering &TLI = G->getTargetLoweringInfo();
5154 const char *Name = TLI.getTargetNodeName(getOpcode());
5155 if (Name) return Name;
5156 return "<<Unknown Target Node>>";
5158 return "<<Unknown Node>>";
5161 case ISD::DELETED_NODE:
5162 return "<<Deleted Node!>>";
5164 case ISD::PREFETCH: return "Prefetch";
5165 case ISD::MEMBARRIER: return "MemBarrier";
5166 case ISD::ATOMIC_CMP_SWAP: return "AtomicCmpSwap";
5167 case ISD::ATOMIC_SWAP: return "AtomicSwap";
5168 case ISD::ATOMIC_LOAD_ADD: return "AtomicLoadAdd";
5169 case ISD::ATOMIC_LOAD_SUB: return "AtomicLoadSub";
5170 case ISD::ATOMIC_LOAD_AND: return "AtomicLoadAnd";
5171 case ISD::ATOMIC_LOAD_OR: return "AtomicLoadOr";
5172 case ISD::ATOMIC_LOAD_XOR: return "AtomicLoadXor";
5173 case ISD::ATOMIC_LOAD_NAND: return "AtomicLoadNand";
5174 case ISD::ATOMIC_LOAD_MIN: return "AtomicLoadMin";
5175 case ISD::ATOMIC_LOAD_MAX: return "AtomicLoadMax";
5176 case ISD::ATOMIC_LOAD_UMIN: return "AtomicLoadUMin";
5177 case ISD::ATOMIC_LOAD_UMAX: return "AtomicLoadUMax";
5178 case ISD::PCMARKER: return "PCMarker";
5179 case ISD::READCYCLECOUNTER: return "ReadCycleCounter";
5180 case ISD::SRCVALUE: return "SrcValue";
5181 case ISD::MEMOPERAND: return "MemOperand";
5182 case ISD::EntryToken: return "EntryToken";
5183 case ISD::TokenFactor: return "TokenFactor";
5184 case ISD::AssertSext: return "AssertSext";
5185 case ISD::AssertZext: return "AssertZext";
5187 case ISD::BasicBlock: return "BasicBlock";
5188 case ISD::VALUETYPE: return "ValueType";
5189 case ISD::Register: return "Register";
5191 case ISD::Constant: return "Constant";
5192 case ISD::ConstantFP: return "ConstantFP";
5193 case ISD::GlobalAddress: return "GlobalAddress";
5194 case ISD::GlobalTLSAddress: return "GlobalTLSAddress";
5195 case ISD::FrameIndex: return "FrameIndex";
5196 case ISD::JumpTable: return "JumpTable";
5197 case ISD::GLOBAL_OFFSET_TABLE: return "GLOBAL_OFFSET_TABLE";
5198 case ISD::RETURNADDR: return "RETURNADDR";
5199 case ISD::FRAMEADDR: return "FRAMEADDR";
5200 case ISD::FRAME_TO_ARGS_OFFSET: return "FRAME_TO_ARGS_OFFSET";
5201 case ISD::EXCEPTIONADDR: return "EXCEPTIONADDR";
5202 case ISD::LSDAADDR: return "LSDAADDR";
5203 case ISD::EHSELECTION: return "EHSELECTION";
5204 case ISD::EH_RETURN: return "EH_RETURN";
5205 case ISD::ConstantPool: return "ConstantPool";
5206 case ISD::ExternalSymbol: return "ExternalSymbol";
5207 case ISD::INTRINSIC_WO_CHAIN: {
5208 unsigned IID = cast<ConstantSDNode>(getOperand(0))->getZExtValue();
5209 return Intrinsic::getName((Intrinsic::ID)IID);
5211 case ISD::INTRINSIC_VOID:
5212 case ISD::INTRINSIC_W_CHAIN: {
5213 unsigned IID = cast<ConstantSDNode>(getOperand(1))->getZExtValue();
5214 return Intrinsic::getName((Intrinsic::ID)IID);
5217 case ISD::BUILD_VECTOR: return "BUILD_VECTOR";
5218 case ISD::TargetConstant: return "TargetConstant";
5219 case ISD::TargetConstantFP:return "TargetConstantFP";
5220 case ISD::TargetGlobalAddress: return "TargetGlobalAddress";
5221 case ISD::TargetGlobalTLSAddress: return "TargetGlobalTLSAddress";
5222 case ISD::TargetFrameIndex: return "TargetFrameIndex";
5223 case ISD::TargetJumpTable: return "TargetJumpTable";
5224 case ISD::TargetConstantPool: return "TargetConstantPool";
5225 case ISD::TargetExternalSymbol: return "TargetExternalSymbol";
5227 case ISD::CopyToReg: return "CopyToReg";
5228 case ISD::CopyFromReg: return "CopyFromReg";
5229 case ISD::UNDEF: return "undef";
5230 case ISD::MERGE_VALUES: return "merge_values";
5231 case ISD::INLINEASM: return "inlineasm";
5232 case ISD::DBG_LABEL: return "dbg_label";
5233 case ISD::EH_LABEL: return "eh_label";
5234 case ISD::DECLARE: return "declare";
5235 case ISD::HANDLENODE: return "handlenode";
5238 case ISD::FABS: return "fabs";
5239 case ISD::FNEG: return "fneg";
5240 case ISD::FSQRT: return "fsqrt";
5241 case ISD::FSIN: return "fsin";
5242 case ISD::FCOS: return "fcos";
5243 case ISD::FPOWI: return "fpowi";
5244 case ISD::FPOW: return "fpow";
5245 case ISD::FTRUNC: return "ftrunc";
5246 case ISD::FFLOOR: return "ffloor";
5247 case ISD::FCEIL: return "fceil";
5248 case ISD::FRINT: return "frint";
5249 case ISD::FNEARBYINT: return "fnearbyint";
5252 case ISD::ADD: return "add";
5253 case ISD::SUB: return "sub";
5254 case ISD::MUL: return "mul";
5255 case ISD::MULHU: return "mulhu";
5256 case ISD::MULHS: return "mulhs";
5257 case ISD::SDIV: return "sdiv";
5258 case ISD::UDIV: return "udiv";
5259 case ISD::SREM: return "srem";
5260 case ISD::UREM: return "urem";
5261 case ISD::SMUL_LOHI: return "smul_lohi";
5262 case ISD::UMUL_LOHI: return "umul_lohi";
5263 case ISD::SDIVREM: return "sdivrem";
5264 case ISD::UDIVREM: return "udivrem";
5265 case ISD::AND: return "and";
5266 case ISD::OR: return "or";
5267 case ISD::XOR: return "xor";
5268 case ISD::SHL: return "shl";
5269 case ISD::SRA: return "sra";
5270 case ISD::SRL: return "srl";
5271 case ISD::ROTL: return "rotl";
5272 case ISD::ROTR: return "rotr";
5273 case ISD::FADD: return "fadd";
5274 case ISD::FSUB: return "fsub";
5275 case ISD::FMUL: return "fmul";
5276 case ISD::FDIV: return "fdiv";
5277 case ISD::FREM: return "frem";
5278 case ISD::FCOPYSIGN: return "fcopysign";
5279 case ISD::FGETSIGN: return "fgetsign";
5281 case ISD::SETCC: return "setcc";
5282 case ISD::VSETCC: return "vsetcc";
5283 case ISD::SELECT: return "select";
5284 case ISD::SELECT_CC: return "select_cc";
5285 case ISD::INSERT_VECTOR_ELT: return "insert_vector_elt";
5286 case ISD::EXTRACT_VECTOR_ELT: return "extract_vector_elt";
5287 case ISD::CONCAT_VECTORS: return "concat_vectors";
5288 case ISD::EXTRACT_SUBVECTOR: return "extract_subvector";
5289 case ISD::SCALAR_TO_VECTOR: return "scalar_to_vector";
5290 case ISD::VECTOR_SHUFFLE: return "vector_shuffle";
5291 case ISD::CARRY_FALSE: return "carry_false";
5292 case ISD::ADDC: return "addc";
5293 case ISD::ADDE: return "adde";
5294 case ISD::SADDO: return "saddo";
5295 case ISD::UADDO: return "uaddo";
5296 case ISD::SSUBO: return "ssubo";
5297 case ISD::USUBO: return "usubo";
5298 case ISD::SMULO: return "smulo";
5299 case ISD::UMULO: return "umulo";
5300 case ISD::SUBC: return "subc";
5301 case ISD::SUBE: return "sube";
5302 case ISD::SHL_PARTS: return "shl_parts";
5303 case ISD::SRA_PARTS: return "sra_parts";
5304 case ISD::SRL_PARTS: return "srl_parts";
5306 // Conversion operators.
5307 case ISD::SIGN_EXTEND: return "sign_extend";
5308 case ISD::ZERO_EXTEND: return "zero_extend";
5309 case ISD::ANY_EXTEND: return "any_extend";
5310 case ISD::SIGN_EXTEND_INREG: return "sign_extend_inreg";
5311 case ISD::TRUNCATE: return "truncate";
5312 case ISD::FP_ROUND: return "fp_round";
5313 case ISD::FLT_ROUNDS_: return "flt_rounds";
5314 case ISD::FP_ROUND_INREG: return "fp_round_inreg";
5315 case ISD::FP_EXTEND: return "fp_extend";
5317 case ISD::SINT_TO_FP: return "sint_to_fp";
5318 case ISD::UINT_TO_FP: return "uint_to_fp";
5319 case ISD::FP_TO_SINT: return "fp_to_sint";
5320 case ISD::FP_TO_UINT: return "fp_to_uint";
5321 case ISD::BIT_CONVERT: return "bit_convert";
5323 case ISD::CONVERT_RNDSAT: {
5324 switch (cast<CvtRndSatSDNode>(this)->getCvtCode()) {
5325 default: llvm_unreachable("Unknown cvt code!");
5326 case ISD::CVT_FF: return "cvt_ff";
5327 case ISD::CVT_FS: return "cvt_fs";
5328 case ISD::CVT_FU: return "cvt_fu";
5329 case ISD::CVT_SF: return "cvt_sf";
5330 case ISD::CVT_UF: return "cvt_uf";
5331 case ISD::CVT_SS: return "cvt_ss";
5332 case ISD::CVT_SU: return "cvt_su";
5333 case ISD::CVT_US: return "cvt_us";
5334 case ISD::CVT_UU: return "cvt_uu";
5338 // Control flow instructions
5339 case ISD::BR: return "br";
5340 case ISD::BRIND: return "brind";
5341 case ISD::BR_JT: return "br_jt";
5342 case ISD::BRCOND: return "brcond";
5343 case ISD::BR_CC: return "br_cc";
5344 case ISD::CALLSEQ_START: return "callseq_start";
5345 case ISD::CALLSEQ_END: return "callseq_end";
5348 case ISD::LOAD: return "load";
5349 case ISD::STORE: return "store";
5350 case ISD::VAARG: return "vaarg";
5351 case ISD::VACOPY: return "vacopy";
5352 case ISD::VAEND: return "vaend";
5353 case ISD::VASTART: return "vastart";
5354 case ISD::DYNAMIC_STACKALLOC: return "dynamic_stackalloc";
5355 case ISD::EXTRACT_ELEMENT: return "extract_element";
5356 case ISD::BUILD_PAIR: return "build_pair";
5357 case ISD::STACKSAVE: return "stacksave";
5358 case ISD::STACKRESTORE: return "stackrestore";
5359 case ISD::TRAP: return "trap";
5362 case ISD::BSWAP: return "bswap";
5363 case ISD::CTPOP: return "ctpop";
5364 case ISD::CTTZ: return "cttz";
5365 case ISD::CTLZ: return "ctlz";
5368 case ISD::DBG_STOPPOINT: return "dbg_stoppoint";
5369 case ISD::DEBUG_LOC: return "debug_loc";
5372 case ISD::TRAMPOLINE: return "trampoline";
5375 switch (cast<CondCodeSDNode>(this)->get()) {
5376 default: llvm_unreachable("Unknown setcc condition!");
5377 case ISD::SETOEQ: return "setoeq";
5378 case ISD::SETOGT: return "setogt";
5379 case ISD::SETOGE: return "setoge";
5380 case ISD::SETOLT: return "setolt";
5381 case ISD::SETOLE: return "setole";
5382 case ISD::SETONE: return "setone";
5384 case ISD::SETO: return "seto";
5385 case ISD::SETUO: return "setuo";
5386 case ISD::SETUEQ: return "setue";
5387 case ISD::SETUGT: return "setugt";
5388 case ISD::SETUGE: return "setuge";
5389 case ISD::SETULT: return "setult";
5390 case ISD::SETULE: return "setule";
5391 case ISD::SETUNE: return "setune";
5393 case ISD::SETEQ: return "seteq";
5394 case ISD::SETGT: return "setgt";
5395 case ISD::SETGE: return "setge";
5396 case ISD::SETLT: return "setlt";
5397 case ISD::SETLE: return "setle";
5398 case ISD::SETNE: return "setne";
5403 const char *SDNode::getIndexedModeName(ISD::MemIndexedMode AM) {
5412 return "<post-inc>";
5414 return "<post-dec>";
5418 std::string ISD::ArgFlagsTy::getArgFlagsString() {
5419 std::string S = "< ";
5433 if (getByValAlign())
5434 S += "byval-align:" + utostr(getByValAlign()) + " ";
5436 S += "orig-align:" + utostr(getOrigAlign()) + " ";
5438 S += "byval-size:" + utostr(getByValSize()) + " ";
5442 void SDNode::dump() const { dump(0); }
5443 void SDNode::dump(const SelectionDAG *G) const {
5447 void SDNode::print_types(raw_ostream &OS, const SelectionDAG *G) const {
5448 OS << (void*)this << ": ";
5450 for (unsigned i = 0, e = getNumValues(); i != e; ++i) {
5452 if (getValueType(i) == EVT::Other)
5455 OS << getValueType(i).getEVTString();
5457 OS << " = " << getOperationName(G);
5460 void SDNode::print_details(raw_ostream &OS, const SelectionDAG *G) const {
5461 if (!isTargetOpcode() && getOpcode() == ISD::VECTOR_SHUFFLE) {
5462 const ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(this);
5464 for (unsigned i = 0, e = ValueList[0].getVectorNumElements(); i != e; ++i) {
5465 int Idx = SVN->getMaskElt(i);
5475 if (const ConstantSDNode *CSDN = dyn_cast<ConstantSDNode>(this)) {
5476 OS << '<' << CSDN->getAPIntValue() << '>';
5477 } else if (const ConstantFPSDNode *CSDN = dyn_cast<ConstantFPSDNode>(this)) {
5478 if (&CSDN->getValueAPF().getSemantics()==&APFloat::IEEEsingle)
5479 OS << '<' << CSDN->getValueAPF().convertToFloat() << '>';
5480 else if (&CSDN->getValueAPF().getSemantics()==&APFloat::IEEEdouble)
5481 OS << '<' << CSDN->getValueAPF().convertToDouble() << '>';
5484 CSDN->getValueAPF().bitcastToAPInt().dump();
5487 } else if (const GlobalAddressSDNode *GADN =
5488 dyn_cast<GlobalAddressSDNode>(this)) {
5489 int64_t offset = GADN->getOffset();
5491 WriteAsOperand(OS, GADN->getGlobal());
5494 OS << " + " << offset;
5496 OS << " " << offset;
5497 if (unsigned int TF = GADN->getTargetFlags())
5498 OS << " [TF=" << TF << ']';
5499 } else if (const FrameIndexSDNode *FIDN = dyn_cast<FrameIndexSDNode>(this)) {
5500 OS << "<" << FIDN->getIndex() << ">";
5501 } else if (const JumpTableSDNode *JTDN = dyn_cast<JumpTableSDNode>(this)) {
5502 OS << "<" << JTDN->getIndex() << ">";
5503 if (unsigned int TF = JTDN->getTargetFlags())
5504 OS << " [TF=" << TF << ']';
5505 } else if (const ConstantPoolSDNode *CP = dyn_cast<ConstantPoolSDNode>(this)){
5506 int offset = CP->getOffset();
5507 if (CP->isMachineConstantPoolEntry())
5508 OS << "<" << *CP->getMachineCPVal() << ">";
5510 OS << "<" << *CP->getConstVal() << ">";
5512 OS << " + " << offset;
5514 OS << " " << offset;
5515 if (unsigned int TF = CP->getTargetFlags())
5516 OS << " [TF=" << TF << ']';
5517 } else if (const BasicBlockSDNode *BBDN = dyn_cast<BasicBlockSDNode>(this)) {
5519 const Value *LBB = (const Value*)BBDN->getBasicBlock()->getBasicBlock();
5521 OS << LBB->getName() << " ";
5522 OS << (const void*)BBDN->getBasicBlock() << ">";
5523 } else if (const RegisterSDNode *R = dyn_cast<RegisterSDNode>(this)) {
5524 if (G && R->getReg() &&
5525 TargetRegisterInfo::isPhysicalRegister(R->getReg())) {
5526 OS << " " << G->getTarget().getRegisterInfo()->getName(R->getReg());
5528 OS << " #" << R->getReg();
5530 } else if (const ExternalSymbolSDNode *ES =
5531 dyn_cast<ExternalSymbolSDNode>(this)) {
5532 OS << "'" << ES->getSymbol() << "'";
5533 if (unsigned int TF = ES->getTargetFlags())
5534 OS << " [TF=" << TF << ']';
5535 } else if (const SrcValueSDNode *M = dyn_cast<SrcValueSDNode>(this)) {
5537 OS << "<" << M->getValue() << ">";
5540 } else if (const MemOperandSDNode *M = dyn_cast<MemOperandSDNode>(this)) {
5541 if (M->MO.getValue())
5542 OS << "<" << M->MO.getValue() << ":" << M->MO.getOffset() << ">";
5544 OS << "<null:" << M->MO.getOffset() << ">";
5545 } else if (const VTSDNode *N = dyn_cast<VTSDNode>(this)) {
5546 OS << ":" << N->getVT().getEVTString();
5548 else if (const LoadSDNode *LD = dyn_cast<LoadSDNode>(this)) {
5549 const Value *SrcValue = LD->getSrcValue();
5550 int SrcOffset = LD->getSrcValueOffset();
5556 OS << ":" << SrcOffset << ">";
5559 switch (LD->getExtensionType()) {
5560 default: doExt = false; break;
5561 case ISD::EXTLOAD: OS << " <anyext "; break;
5562 case ISD::SEXTLOAD: OS << " <sext "; break;
5563 case ISD::ZEXTLOAD: OS << " <zext "; break;
5566 OS << LD->getMemoryVT().getEVTString() << ">";
5568 const char *AM = getIndexedModeName(LD->getAddressingMode());
5571 if (LD->isVolatile())
5572 OS << " <volatile>";
5573 OS << " alignment=" << LD->getAlignment();
5574 } else if (const StoreSDNode *ST = dyn_cast<StoreSDNode>(this)) {
5575 const Value *SrcValue = ST->getSrcValue();
5576 int SrcOffset = ST->getSrcValueOffset();
5582 OS << ":" << SrcOffset << ">";
5584 if (ST->isTruncatingStore())
5585 OS << " <trunc " << ST->getMemoryVT().getEVTString() << ">";
5587 const char *AM = getIndexedModeName(ST->getAddressingMode());
5590 if (ST->isVolatile())
5591 OS << " <volatile>";
5592 OS << " alignment=" << ST->getAlignment();
5593 } else if (const AtomicSDNode* AT = dyn_cast<AtomicSDNode>(this)) {
5594 const Value *SrcValue = AT->getSrcValue();
5595 int SrcOffset = AT->getSrcValueOffset();
5601 OS << ":" << SrcOffset << ">";
5602 if (AT->isVolatile())
5603 OS << " <volatile>";
5604 OS << " alignment=" << AT->getAlignment();
5608 void SDNode::print(raw_ostream &OS, const SelectionDAG *G) const {
5611 for (unsigned i = 0, e = getNumOperands(); i != e; ++i) {
5613 OS << (void*)getOperand(i).getNode();
5614 if (unsigned RN = getOperand(i).getResNo())
5617 print_details(OS, G);
5620 static void DumpNodes(const SDNode *N, unsigned indent, const SelectionDAG *G) {
5621 for (unsigned i = 0, e = N->getNumOperands(); i != e; ++i)
5622 if (N->getOperand(i).getNode()->hasOneUse())
5623 DumpNodes(N->getOperand(i).getNode(), indent+2, G);
5625 cerr << "\n" << std::string(indent+2, ' ')
5626 << (void*)N->getOperand(i).getNode() << ": <multiple use>";
5629 cerr << "\n" << std::string(indent, ' ');
5633 void SelectionDAG::dump() const {
5634 cerr << "SelectionDAG has " << AllNodes.size() << " nodes:";
5636 for (allnodes_const_iterator I = allnodes_begin(), E = allnodes_end();
5638 const SDNode *N = I;
5639 if (!N->hasOneUse() && N != getRoot().getNode())
5640 DumpNodes(N, 2, this);
5643 if (getRoot().getNode()) DumpNodes(getRoot().getNode(), 2, this);
5648 void SDNode::printr(raw_ostream &OS, const SelectionDAG *G) const {
5650 print_details(OS, G);
5653 typedef SmallPtrSet<const SDNode *, 128> VisitedSDNodeSet;
5654 static void DumpNodesr(raw_ostream &OS, const SDNode *N, unsigned indent,
5655 const SelectionDAG *G, VisitedSDNodeSet &once) {
5656 if (!once.insert(N)) // If we've been here before, return now.
5658 // Dump the current SDNode, but don't end the line yet.
5659 OS << std::string(indent, ' ');
5661 // Having printed this SDNode, walk the children:
5662 for (unsigned i = 0, e = N->getNumOperands(); i != e; ++i) {
5663 const SDNode *child = N->getOperand(i).getNode();
5666 if (child->getNumOperands() == 0) {
5667 // This child has no grandchildren; print it inline right here.
5668 child->printr(OS, G);
5670 } else { // Just the address. FIXME: also print the child's opcode
5672 if (unsigned RN = N->getOperand(i).getResNo())
5677 // Dump children that have grandchildren on their own line(s).
5678 for (unsigned i = 0, e = N->getNumOperands(); i != e; ++i) {
5679 const SDNode *child = N->getOperand(i).getNode();
5680 DumpNodesr(OS, child, indent+2, G, once);
5684 void SDNode::dumpr() const {
5685 VisitedSDNodeSet once;
5686 DumpNodesr(errs(), this, 0, 0, once);
5690 // getAddressSpace - Return the address space this GlobalAddress belongs to.
5691 unsigned GlobalAddressSDNode::getAddressSpace() const {
5692 return getGlobal()->getType()->getAddressSpace();
5696 const Type *ConstantPoolSDNode::getType() const {
5697 if (isMachineConstantPoolEntry())
5698 return Val.MachineCPVal->getType();
5699 return Val.ConstVal->getType();
5702 bool BuildVectorSDNode::isConstantSplat(APInt &SplatValue,
5704 unsigned &SplatBitSize,
5706 unsigned MinSplatBits) {
5707 EVT VT = getValueType(0);
5708 assert(VT.isVector() && "Expected a vector type");
5709 unsigned sz = VT.getSizeInBits();
5710 if (MinSplatBits > sz)
5713 SplatValue = APInt(sz, 0);
5714 SplatUndef = APInt(sz, 0);
5716 // Get the bits. Bits with undefined values (when the corresponding element
5717 // of the vector is an ISD::UNDEF value) are set in SplatUndef and cleared
5718 // in SplatValue. If any of the values are not constant, give up and return
5720 unsigned int nOps = getNumOperands();
5721 assert(nOps > 0 && "isConstantSplat has 0-size build vector");
5722 unsigned EltBitSize = VT.getVectorElementType().getSizeInBits();
5723 for (unsigned i = 0; i < nOps; ++i) {
5724 SDValue OpVal = getOperand(i);
5725 unsigned BitPos = i * EltBitSize;
5727 if (OpVal.getOpcode() == ISD::UNDEF)
5728 SplatUndef |= APInt::getBitsSet(sz, BitPos, BitPos +EltBitSize);
5729 else if (ConstantSDNode *CN = dyn_cast<ConstantSDNode>(OpVal))
5730 SplatValue |= (APInt(CN->getAPIntValue()).zextOrTrunc(EltBitSize).
5731 zextOrTrunc(sz) << BitPos);
5732 else if (ConstantFPSDNode *CN = dyn_cast<ConstantFPSDNode>(OpVal))
5733 SplatValue |= CN->getValueAPF().bitcastToAPInt().zextOrTrunc(sz) <<BitPos;
5738 // The build_vector is all constants or undefs. Find the smallest element
5739 // size that splats the vector.
5741 HasAnyUndefs = (SplatUndef != 0);
5744 unsigned HalfSize = sz / 2;
5745 APInt HighValue = APInt(SplatValue).lshr(HalfSize).trunc(HalfSize);
5746 APInt LowValue = APInt(SplatValue).trunc(HalfSize);
5747 APInt HighUndef = APInt(SplatUndef).lshr(HalfSize).trunc(HalfSize);
5748 APInt LowUndef = APInt(SplatUndef).trunc(HalfSize);
5750 // If the two halves do not match (ignoring undef bits), stop here.
5751 if ((HighValue & ~LowUndef) != (LowValue & ~HighUndef) ||
5752 MinSplatBits > HalfSize)
5755 SplatValue = HighValue | LowValue;
5756 SplatUndef = HighUndef & LowUndef;
5765 bool ShuffleVectorSDNode::isSplatMask(const int *Mask, EVT VT) {
5766 // Find the first non-undef value in the shuffle mask.
5768 for (i = 0, e = VT.getVectorNumElements(); i != e && Mask[i] < 0; ++i)
5771 assert(i != e && "VECTOR_SHUFFLE node with all undef indices!");
5773 // Make sure all remaining elements are either undef or the same as the first
5775 for (int Idx = Mask[i]; i != e; ++i)
5776 if (Mask[i] >= 0 && Mask[i] != Idx)