1 //===-- ARMISelLowering.h - ARM DAG Lowering Interface ----------*- C++ -*-===//
3 // The LLVM Compiler Infrastructure
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
8 //===----------------------------------------------------------------------===//
10 // This file defines the interfaces that ARM uses to lower LLVM code into a
13 //===----------------------------------------------------------------------===//
15 #ifndef LLVM_LIB_TARGET_ARM_ARMISELLOWERING_H
16 #define LLVM_LIB_TARGET_ARM_ARMISELLOWERING_H
18 #include "MCTargetDesc/ARMBaseInfo.h"
19 #include "llvm/CodeGen/CallingConvLower.h"
20 #include "llvm/CodeGen/SelectionDAG.h"
21 #include "llvm/Target/TargetLowering.h"
25 class ARMConstantPoolValue;
29 // ARM Specific DAG Nodes
30 enum NodeType : unsigned {
31 // Start the numbering where the builtin ops and target ops leave off.
32 FIRST_NUMBER = ISD::BUILTIN_OP_END,
34 Wrapper, // Wrapper - A wrapper node for TargetConstantPool,
35 // TargetExternalSymbol, and TargetGlobalAddress.
36 WrapperPIC, // WrapperPIC - A wrapper node for TargetGlobalAddress in
38 WrapperJT, // WrapperJT - A wrapper node for TargetJumpTable
40 // Add pseudo op to model memcpy for struct byval.
43 CALL, // Function call.
44 CALL_PRED, // Function call that's predicable.
45 CALL_NOLINK, // Function call with branch not branch-and-link.
46 tCALL, // Thumb function call.
47 BRCOND, // Conditional branch.
48 BR_JT, // Jumptable branch.
49 BR2_JT, // Jumptable branch (2 level - jumptable entry is a jump).
50 RET_FLAG, // Return with a flag operand.
51 INTRET_FLAG, // Interrupt return with an LR-offset and a flag operand.
53 PIC_ADD, // Add with a PC operand and a PIC label.
55 CMP, // ARM compare instructions.
56 CMN, // ARM CMN instructions.
57 CMPZ, // ARM compare that sets only Z flag.
58 CMPFP, // ARM VFP compare instruction, sets FPSCR.
59 CMPFPw0, // ARM VFP compare against zero instruction, sets FPSCR.
60 FMSTAT, // ARM fmstat instruction.
62 CMOV, // ARM conditional move instructions.
66 RBIT, // ARM bitreverse instruction
68 SRL_FLAG, // V,Flag = srl_flag X -> srl X, 1 + save carry out.
69 SRA_FLAG, // V,Flag = sra_flag X -> sra X, 1 + save carry out.
70 RRX, // V = RRX X, Flag -> srl X, 1 + shift in carry flag.
72 ADDC, // Add with carry
73 ADDE, // Add using carry
74 SUBC, // Sub with carry
75 SUBE, // Sub using carry
77 VMOVRRD, // double to two gprs.
78 VMOVDRR, // Two gprs to double.
80 EH_SJLJ_SETJMP, // SjLj exception handling setjmp.
81 EH_SJLJ_LONGJMP, // SjLj exception handling longjmp.
83 TC_RETURN, // Tail call return pseudo.
87 DYN_ALLOC, // Dynamic allocation on the stack.
89 MEMBARRIER_MCR, // Memory barrier (MCR)
93 WIN__CHKSTK, // Windows' __chkstk call to do stack probing.
95 VCEQ, // Vector compare equal.
96 VCEQZ, // Vector compare equal to zero.
97 VCGE, // Vector compare greater than or equal.
98 VCGEZ, // Vector compare greater than or equal to zero.
99 VCLEZ, // Vector compare less than or equal to zero.
100 VCGEU, // Vector compare unsigned greater than or equal.
101 VCGT, // Vector compare greater than.
102 VCGTZ, // Vector compare greater than zero.
103 VCLTZ, // Vector compare less than zero.
104 VCGTU, // Vector compare unsigned greater than.
105 VTST, // Vector test bits.
107 // Vector shift by immediate:
109 VSHRs, // ...right (signed)
110 VSHRu, // ...right (unsigned)
112 // Vector rounding shift by immediate:
113 VRSHRs, // ...right (signed)
114 VRSHRu, // ...right (unsigned)
115 VRSHRN, // ...right narrow
117 // Vector saturating shift by immediate:
118 VQSHLs, // ...left (signed)
119 VQSHLu, // ...left (unsigned)
120 VQSHLsu, // ...left (signed to unsigned)
121 VQSHRNs, // ...right narrow (signed)
122 VQSHRNu, // ...right narrow (unsigned)
123 VQSHRNsu, // ...right narrow (signed to unsigned)
125 // Vector saturating rounding shift by immediate:
126 VQRSHRNs, // ...right narrow (signed)
127 VQRSHRNu, // ...right narrow (unsigned)
128 VQRSHRNsu, // ...right narrow (signed to unsigned)
130 // Vector shift and insert:
134 // Vector get lane (VMOV scalar to ARM core register)
135 // (These are used for 8- and 16-bit element types only.)
136 VGETLANEu, // zero-extend vector extract element
137 VGETLANEs, // sign-extend vector extract element
139 // Vector move immediate and move negated immediate:
143 // Vector move f32 immediate:
152 VREV64, // reverse elements within 64-bit doublewords
153 VREV32, // reverse elements within 32-bit words
154 VREV16, // reverse elements within 16-bit halfwords
155 VZIP, // zip (interleave)
156 VUZP, // unzip (deinterleave)
158 VTBL1, // 1-register shuffle with mask
159 VTBL2, // 2-register shuffle with mask
161 // Vector multiply long:
163 VMULLu, // ...unsigned
165 UMLAL, // 64bit Unsigned Accumulate Multiply
166 SMLAL, // 64bit Signed Accumulate Multiply
168 // Operands of the standard BUILD_VECTOR node are not legalized, which
169 // is fine if BUILD_VECTORs are always lowered to shuffles or other
170 // operations, but for ARM some BUILD_VECTORs are legal as-is and their
171 // operands need to be legalized. Define an ARM-specific version of
172 // BUILD_VECTOR for this purpose.
175 // Floating-point max and min:
184 // Vector OR with immediate
186 // Vector AND with NOT of immediate
189 // Vector bitwise select
192 // Vector load N-element structure to all lanes:
193 VLD2DUP = ISD::FIRST_TARGET_MEMORY_OPCODE,
197 // NEON loads with post-increment base updates:
209 // NEON stores with post-increment base updates:
220 /// Define some predicates that are used for node matching.
222 bool isBitFieldInvertedMask(unsigned v);
225 //===--------------------------------------------------------------------===//
226 // ARMTargetLowering - ARM Implementation of the TargetLowering interface
228 class ARMTargetLowering : public TargetLowering {
230 explicit ARMTargetLowering(const TargetMachine &TM,
231 const ARMSubtarget &STI);
233 unsigned getJumpTableEncoding() const override;
234 bool useSoftFloat() const override;
236 SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override;
238 /// ReplaceNodeResults - Replace the results of node with an illegal result
239 /// type with new values built out of custom code.
241 void ReplaceNodeResults(SDNode *N, SmallVectorImpl<SDValue>&Results,
242 SelectionDAG &DAG) const override;
244 const char *getTargetNodeName(unsigned Opcode) const override;
246 bool isSelectSupported(SelectSupportKind Kind) const override {
247 // ARM does not support scalar condition selects on vectors.
248 return (Kind != ScalarCondVectorVal);
251 /// getSetCCResultType - Return the value type to use for ISD::SETCC.
252 EVT getSetCCResultType(const DataLayout &DL, LLVMContext &Context,
253 EVT VT) const override;
256 EmitInstrWithCustomInserter(MachineInstr *MI,
257 MachineBasicBlock *MBB) const override;
259 void AdjustInstrPostInstrSelection(MachineInstr *MI,
260 SDNode *Node) const override;
262 SDValue PerformCMOVCombine(SDNode *N, SelectionDAG &DAG) const;
263 SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override;
265 bool isDesirableToTransformToIntegerOp(unsigned Opc, EVT VT) const override;
267 /// allowsMisalignedMemoryAccesses - Returns true if the target allows
268 /// unaligned memory accesses of the specified type. Returns whether it
269 /// is "fast" by reference in the second argument.
270 bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace,
272 bool *Fast) const override;
274 EVT getOptimalMemOpType(uint64_t Size,
275 unsigned DstAlign, unsigned SrcAlign,
276 bool IsMemset, bool ZeroMemset,
278 MachineFunction &MF) const override;
280 using TargetLowering::isZExtFree;
281 bool isZExtFree(SDValue Val, EVT VT2) const override;
283 bool isVectorLoadExtDesirable(SDValue ExtVal) const override;
285 bool allowTruncateForTailCall(Type *Ty1, Type *Ty2) const override;
288 /// isLegalAddressingMode - Return true if the addressing mode represented
289 /// by AM is legal for this target, for a load/store of the specified type.
290 bool isLegalAddressingMode(const DataLayout &DL, const AddrMode &AM,
291 Type *Ty, unsigned AS) const override;
292 bool isLegalT2ScaledAddressingMode(const AddrMode &AM, EVT VT) const;
294 /// isLegalICmpImmediate - Return true if the specified immediate is legal
295 /// icmp immediate, that is the target has icmp instructions which can
296 /// compare a register against the immediate without having to materialize
297 /// the immediate into a register.
298 bool isLegalICmpImmediate(int64_t Imm) const override;
300 /// isLegalAddImmediate - Return true if the specified immediate is legal
301 /// add immediate, that is the target has add instructions which can
302 /// add a register and the immediate without having to materialize
303 /// the immediate into a register.
304 bool isLegalAddImmediate(int64_t Imm) const override;
306 /// getPreIndexedAddressParts - returns true by value, base pointer and
307 /// offset pointer and addressing mode by reference if the node's address
308 /// can be legally represented as pre-indexed load / store address.
309 bool getPreIndexedAddressParts(SDNode *N, SDValue &Base, SDValue &Offset,
310 ISD::MemIndexedMode &AM,
311 SelectionDAG &DAG) const override;
313 /// getPostIndexedAddressParts - returns true by value, base pointer and
314 /// offset pointer and addressing mode by reference if this node can be
315 /// combined with a load / store to form a post-indexed load / store.
316 bool getPostIndexedAddressParts(SDNode *N, SDNode *Op, SDValue &Base,
317 SDValue &Offset, ISD::MemIndexedMode &AM,
318 SelectionDAG &DAG) const override;
320 void computeKnownBitsForTargetNode(const SDValue Op, APInt &KnownZero,
322 const SelectionDAG &DAG,
323 unsigned Depth) const override;
326 bool ExpandInlineAsm(CallInst *CI) const override;
328 ConstraintType getConstraintType(StringRef Constraint) const override;
330 /// Examine constraint string and operand type and determine a weight value.
331 /// The operand object must already have been set up with the operand type.
332 ConstraintWeight getSingleConstraintMatchWeight(
333 AsmOperandInfo &info, const char *constraint) const override;
335 std::pair<unsigned, const TargetRegisterClass *>
336 getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI,
337 StringRef Constraint, MVT VT) const override;
339 /// LowerAsmOperandForConstraint - Lower the specified operand into the Ops
340 /// vector. If it is invalid, don't add anything to Ops. If hasMemory is
341 /// true it means one of the asm constraint of the inline asm instruction
342 /// being processed is 'm'.
343 void LowerAsmOperandForConstraint(SDValue Op, std::string &Constraint,
344 std::vector<SDValue> &Ops,
345 SelectionDAG &DAG) const override;
348 getInlineAsmMemConstraint(StringRef ConstraintCode) const override {
349 if (ConstraintCode == "Q")
350 return InlineAsm::Constraint_Q;
351 else if (ConstraintCode.size() == 2) {
352 if (ConstraintCode[0] == 'U') {
353 switch(ConstraintCode[1]) {
357 return InlineAsm::Constraint_Um;
359 return InlineAsm::Constraint_Un;
361 return InlineAsm::Constraint_Uq;
363 return InlineAsm::Constraint_Us;
365 return InlineAsm::Constraint_Ut;
367 return InlineAsm::Constraint_Uv;
369 return InlineAsm::Constraint_Uy;
373 return TargetLowering::getInlineAsmMemConstraint(ConstraintCode);
376 const ARMSubtarget* getSubtarget() const {
380 /// getRegClassFor - Return the register class that should be used for the
381 /// specified value type.
382 const TargetRegisterClass *getRegClassFor(MVT VT) const override;
384 /// Returns true if a cast between SrcAS and DestAS is a noop.
385 bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override {
386 // Addrspacecasts are always noops.
390 bool shouldAlignPointerArgs(CallInst *CI, unsigned &MinSize,
391 unsigned &PrefAlign) const override;
393 /// createFastISel - This method returns a target specific FastISel object,
394 /// or null if the target does not support "fast" ISel.
395 FastISel *createFastISel(FunctionLoweringInfo &funcInfo,
396 const TargetLibraryInfo *libInfo) const override;
398 Sched::Preference getSchedulingPreference(SDNode *N) const override;
401 isShuffleMaskLegal(const SmallVectorImpl<int> &M, EVT VT) const override;
402 bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override;
404 /// isFPImmLegal - Returns true if the target can instruction select the
405 /// specified FP immediate natively. If false, the legalizer will
406 /// materialize the FP immediate as a load from a constant pool.
407 bool isFPImmLegal(const APFloat &Imm, EVT VT) const override;
409 bool getTgtMemIntrinsic(IntrinsicInfo &Info,
411 unsigned Intrinsic) const override;
413 /// \brief Returns true if it is beneficial to convert a load of a constant
414 /// to just the constant itself.
415 bool shouldConvertConstantLoadToIntImm(const APInt &Imm,
416 Type *Ty) const override;
418 /// \brief Returns true if an argument of type Ty needs to be passed in a
419 /// contiguous block of registers in calling convention CallConv.
420 bool functionArgumentNeedsConsecutiveRegisters(
421 Type *Ty, CallingConv::ID CallConv, bool isVarArg) const override;
423 bool hasLoadLinkedStoreConditional() const override;
424 Instruction *makeDMB(IRBuilder<> &Builder, ARM_MB::MemBOpt Domain) const;
425 Value *emitLoadLinked(IRBuilder<> &Builder, Value *Addr,
426 AtomicOrdering Ord) const override;
427 Value *emitStoreConditional(IRBuilder<> &Builder, Value *Val,
428 Value *Addr, AtomicOrdering Ord) const override;
430 Instruction* emitLeadingFence(IRBuilder<> &Builder, AtomicOrdering Ord,
431 bool IsStore, bool IsLoad) const override;
432 Instruction* emitTrailingFence(IRBuilder<> &Builder, AtomicOrdering Ord,
433 bool IsStore, bool IsLoad) const override;
435 unsigned getMaxSupportedInterleaveFactor() const override { return 4; }
437 bool lowerInterleavedLoad(LoadInst *LI,
438 ArrayRef<ShuffleVectorInst *> Shuffles,
439 ArrayRef<unsigned> Indices,
440 unsigned Factor) const override;
441 bool lowerInterleavedStore(StoreInst *SI, ShuffleVectorInst *SVI,
442 unsigned Factor) const override;
444 bool shouldExpandAtomicLoadInIR(LoadInst *LI) const override;
445 bool shouldExpandAtomicStoreInIR(StoreInst *SI) const override;
446 TargetLoweringBase::AtomicRMWExpansionKind
447 shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override;
449 bool useLoadStackGuardNode() const override;
451 bool canCombineStoreAndExtract(Type *VectorTy, Value *Idx,
452 unsigned &Cost) const override;
455 std::pair<const TargetRegisterClass *, uint8_t>
456 findRepresentativeClass(const TargetRegisterInfo *TRI,
457 MVT VT) const override;
460 /// Subtarget - Keep a pointer to the ARMSubtarget around so that we can
461 /// make the right decision when generating code for different targets.
462 const ARMSubtarget *Subtarget;
464 const TargetRegisterInfo *RegInfo;
466 const InstrItineraryData *Itins;
468 /// ARMPCLabelIndex - Keep track of the number of ARM PC labels created.
470 unsigned ARMPCLabelIndex;
472 void addTypeForNEON(MVT VT, MVT PromotedLdStVT, MVT PromotedBitwiseVT);
473 void addDRTypeForNEON(MVT VT);
474 void addQRTypeForNEON(MVT VT);
475 std::pair<SDValue, SDValue> getARMXALUOOp(SDValue Op, SelectionDAG &DAG, SDValue &ARMcc) const;
477 typedef SmallVector<std::pair<unsigned, SDValue>, 8> RegsToPassVector;
478 void PassF64ArgInRegs(SDLoc dl, SelectionDAG &DAG,
479 SDValue Chain, SDValue &Arg,
480 RegsToPassVector &RegsToPass,
481 CCValAssign &VA, CCValAssign &NextVA,
483 SmallVectorImpl<SDValue> &MemOpChains,
484 ISD::ArgFlagsTy Flags) const;
485 SDValue GetF64FormalArgument(CCValAssign &VA, CCValAssign &NextVA,
486 SDValue &Root, SelectionDAG &DAG,
489 CallingConv::ID getEffectiveCallingConv(CallingConv::ID CC,
490 bool isVarArg) const;
491 CCAssignFn *CCAssignFnForNode(CallingConv::ID CC, bool Return,
492 bool isVarArg) const;
493 SDValue LowerMemOpCallTo(SDValue Chain, SDValue StackPtr, SDValue Arg,
494 SDLoc dl, SelectionDAG &DAG,
495 const CCValAssign &VA,
496 ISD::ArgFlagsTy Flags) const;
497 SDValue LowerEH_SJLJ_SETJMP(SDValue Op, SelectionDAG &DAG) const;
498 SDValue LowerEH_SJLJ_LONGJMP(SDValue Op, SelectionDAG &DAG) const;
499 SDValue LowerINTRINSIC_WO_CHAIN(SDValue Op, SelectionDAG &DAG,
500 const ARMSubtarget *Subtarget) const;
501 SDValue LowerBlockAddress(SDValue Op, SelectionDAG &DAG) const;
502 SDValue LowerGlobalAddressDarwin(SDValue Op, SelectionDAG &DAG) const;
503 SDValue LowerGlobalAddressELF(SDValue Op, SelectionDAG &DAG) const;
504 SDValue LowerGlobalAddressWindows(SDValue Op, SelectionDAG &DAG) const;
505 SDValue LowerGlobalTLSAddress(SDValue Op, SelectionDAG &DAG) const;
506 SDValue LowerToTLSGeneralDynamicModel(GlobalAddressSDNode *GA,
507 SelectionDAG &DAG) const;
508 SDValue LowerToTLSExecModels(GlobalAddressSDNode *GA,
510 TLSModel::Model model) const;
511 SDValue LowerGLOBAL_OFFSET_TABLE(SDValue Op, SelectionDAG &DAG) const;
512 SDValue LowerBR_JT(SDValue Op, SelectionDAG &DAG) const;
513 SDValue LowerXALUO(SDValue Op, SelectionDAG &DAG) const;
514 SDValue LowerSELECT(SDValue Op, SelectionDAG &DAG) const;
515 SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const;
516 SDValue LowerBR_CC(SDValue Op, SelectionDAG &DAG) const;
517 SDValue LowerFCOPYSIGN(SDValue Op, SelectionDAG &DAG) const;
518 SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &DAG) const;
519 SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &DAG) const;
520 SDValue LowerShiftRightParts(SDValue Op, SelectionDAG &DAG) const;
521 SDValue LowerShiftLeftParts(SDValue Op, SelectionDAG &DAG) const;
522 SDValue LowerFLT_ROUNDS_(SDValue Op, SelectionDAG &DAG) const;
523 SDValue LowerConstantFP(SDValue Op, SelectionDAG &DAG,
524 const ARMSubtarget *ST) const;
525 SDValue LowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG,
526 const ARMSubtarget *ST) const;
527 SDValue LowerFSINCOS(SDValue Op, SelectionDAG &DAG) const;
528 SDValue LowerDivRem(SDValue Op, SelectionDAG &DAG) const;
529 SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &DAG) const;
530 SDValue LowerFP_ROUND(SDValue Op, SelectionDAG &DAG) const;
531 SDValue LowerFP_EXTEND(SDValue Op, SelectionDAG &DAG) const;
532 SDValue LowerFP_TO_INT(SDValue Op, SelectionDAG &DAG) const;
533 SDValue LowerINT_TO_FP(SDValue Op, SelectionDAG &DAG) const;
535 unsigned getRegisterByName(const char* RegName, EVT VT) const override;
537 /// isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster
538 /// than a pair of fmul and fadd instructions. fmuladd intrinsics will be
539 /// expanded to FMAs when this method returns true, otherwise fmuladd is
540 /// expanded to fmul + fadd.
542 /// ARM supports both fused and unfused multiply-add operations; we already
543 /// lower a pair of fmul and fadd to the latter so it's not clear that there
544 /// would be a gain or that the gain would be worthwhile enough to risk
545 /// correctness bugs.
546 bool isFMAFasterThanFMulAndFAdd(EVT VT) const override { return false; }
548 SDValue ReconstructShuffle(SDValue Op, SelectionDAG &DAG) const;
550 SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
551 CallingConv::ID CallConv, bool isVarArg,
552 const SmallVectorImpl<ISD::InputArg> &Ins,
553 SDLoc dl, SelectionDAG &DAG,
554 SmallVectorImpl<SDValue> &InVals,
555 bool isThisReturn, SDValue ThisVal) const;
558 LowerFormalArguments(SDValue Chain,
559 CallingConv::ID CallConv, bool isVarArg,
560 const SmallVectorImpl<ISD::InputArg> &Ins,
561 SDLoc dl, SelectionDAG &DAG,
562 SmallVectorImpl<SDValue> &InVals) const override;
564 int StoreByValRegs(CCState &CCInfo, SelectionDAG &DAG,
565 SDLoc dl, SDValue &Chain,
566 const Value *OrigArg,
567 unsigned InRegsParamRecordIdx,
569 unsigned ArgSize) const;
571 void VarArgStyleRegisters(CCState &CCInfo, SelectionDAG &DAG,
572 SDLoc dl, SDValue &Chain,
574 unsigned TotalArgRegsSaveSize,
575 bool ForceMutable = false) const;
578 LowerCall(TargetLowering::CallLoweringInfo &CLI,
579 SmallVectorImpl<SDValue> &InVals) const override;
581 /// HandleByVal - Target-specific cleanup for ByVal support.
582 void HandleByVal(CCState *, unsigned &, unsigned) const override;
584 /// IsEligibleForTailCallOptimization - Check whether the call is eligible
585 /// for tail call optimization. Targets which want to do tail call
586 /// optimization should implement this function.
587 bool IsEligibleForTailCallOptimization(SDValue Callee,
588 CallingConv::ID CalleeCC,
590 bool isCalleeStructRet,
591 bool isCallerStructRet,
592 const SmallVectorImpl<ISD::OutputArg> &Outs,
593 const SmallVectorImpl<SDValue> &OutVals,
594 const SmallVectorImpl<ISD::InputArg> &Ins,
595 SelectionDAG& DAG) const;
597 bool CanLowerReturn(CallingConv::ID CallConv,
598 MachineFunction &MF, bool isVarArg,
599 const SmallVectorImpl<ISD::OutputArg> &Outs,
600 LLVMContext &Context) const override;
603 LowerReturn(SDValue Chain,
604 CallingConv::ID CallConv, bool isVarArg,
605 const SmallVectorImpl<ISD::OutputArg> &Outs,
606 const SmallVectorImpl<SDValue> &OutVals,
607 SDLoc dl, SelectionDAG &DAG) const override;
609 bool isUsedByReturnOnly(SDNode *N, SDValue &Chain) const override;
611 bool mayBeEmittedAsTailCall(CallInst *CI) const override;
613 SDValue getCMOV(SDLoc dl, EVT VT, SDValue FalseVal, SDValue TrueVal,
614 SDValue ARMcc, SDValue CCR, SDValue Cmp,
615 SelectionDAG &DAG) const;
616 SDValue getARMCmp(SDValue LHS, SDValue RHS, ISD::CondCode CC,
617 SDValue &ARMcc, SelectionDAG &DAG, SDLoc dl) const;
618 SDValue getVFPCmp(SDValue LHS, SDValue RHS,
619 SelectionDAG &DAG, SDLoc dl) const;
620 SDValue duplicateCmp(SDValue Cmp, SelectionDAG &DAG) const;
622 SDValue OptimizeVFPBrcond(SDValue Op, SelectionDAG &DAG) const;
624 void SetupEntryBlockForSjLj(MachineInstr *MI,
625 MachineBasicBlock *MBB,
626 MachineBasicBlock *DispatchBB, int FI) const;
628 void EmitSjLjDispatchBlock(MachineInstr *MI, MachineBasicBlock *MBB) const;
630 bool RemapAddSubWithFlags(MachineInstr *MI, MachineBasicBlock *BB) const;
632 MachineBasicBlock *EmitStructByval(MachineInstr *MI,
633 MachineBasicBlock *MBB) const;
635 MachineBasicBlock *EmitLowered__chkstk(MachineInstr *MI,
636 MachineBasicBlock *MBB) const;
639 enum NEONModImmType {
646 FastISel *createFastISel(FunctionLoweringInfo &funcInfo,
647 const TargetLibraryInfo *libInfo);
651 #endif // ARMISELLOWERING_H