1 //===-- HexagonTargetMachine.cpp - Define TargetMachine for Hexagon -------===//
3 // The LLVM Compiler Infrastructure
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
8 //===----------------------------------------------------------------------===//
10 // Implements the info about Hexagon target spec.
12 //===----------------------------------------------------------------------===//
14 #include "HexagonTargetMachine.h"
16 #include "HexagonISelLowering.h"
17 #include "HexagonMachineScheduler.h"
18 #include "HexagonTargetObjectFile.h"
19 #include "llvm/CodeGen/Passes.h"
20 #include "llvm/IR/Module.h"
21 #include "llvm/PassManager.h"
22 #include "llvm/Support/CommandLine.h"
23 #include "llvm/Support/TargetRegistry.h"
24 #include "llvm/Transforms/IPO/PassManagerBuilder.h"
25 #include "llvm/Transforms/Scalar.h"
29 static cl:: opt<bool> DisableHardwareLoops("disable-hexagon-hwloops",
30 cl::Hidden, cl::desc("Disable Hardware Loops for Hexagon target"));
32 static cl::opt<bool> DisableHexagonMISched("disable-hexagon-misched",
33 cl::Hidden, cl::ZeroOrMore, cl::init(false),
34 cl::desc("Disable Hexagon MI Scheduling"));
36 static cl::opt<bool> DisableHexagonCFGOpt("disable-hexagon-cfgopt",
37 cl::Hidden, cl::ZeroOrMore, cl::init(false),
38 cl::desc("Disable Hexagon CFG Optimization"));
41 /// HexagonTargetMachineModule - Note that this is used on hosts that
42 /// cannot link in a library unless there are references into the
43 /// library. In particular, it seems that it is not possible to get
44 /// things to work on Win32 without this. Though it is unused, do not
46 extern "C" int HexagonTargetMachineModule;
47 int HexagonTargetMachineModule = 0;
49 extern "C" void LLVMInitializeHexagonTarget() {
50 // Register the target.
51 RegisterTargetMachine<HexagonTargetMachine> X(TheHexagonTarget);
54 static ScheduleDAGInstrs *createVLIWMachineSched(MachineSchedContext *C) {
55 return new VLIWMachineScheduler(C, new ConvergingVLIWScheduler());
58 static MachineSchedRegistry
59 SchedCustomRegistry("hexagon", "Run Hexagon's custom scheduler",
60 createVLIWMachineSched);
62 /// HexagonTargetMachine ctor - Create an ILP32 architecture model.
65 /// Hexagon_TODO: Do I need an aggregate alignment?
67 HexagonTargetMachine::HexagonTargetMachine(const Target &T, StringRef TT,
68 StringRef CPU, StringRef FS,
69 const TargetOptions &Options,
73 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
75 "i64:64:64-i32:32:32-i16:16:16-i1:32:32-"
76 "f64:64:64-f32:32:32-a0:0-n32") ,
77 Subtarget(TT, CPU, FS), InstrInfo(Subtarget), TLInfo(*this),
79 FrameLowering(Subtarget),
80 InstrItins(&Subtarget.getInstrItineraryData()) {
84 // addPassesForOptimizations - Allow the backend (target) to add Target
85 // Independent Optimization passes to the Pass Manager.
86 bool HexagonTargetMachine::addPassesForOptimizations(PassManagerBase &PM) {
87 if (getOptLevel() != CodeGenOpt::None) {
88 PM.add(createConstantPropagationPass());
89 PM.add(createLoopSimplifyPass());
90 PM.add(createDeadCodeEliminationPass());
91 PM.add(createConstantPropagationPass());
92 PM.add(createLoopUnrollPass());
93 PM.add(createLoopStrengthReducePass());
99 /// Hexagon Code Generator Pass Configuration Options.
100 class HexagonPassConfig : public TargetPassConfig {
102 HexagonPassConfig(HexagonTargetMachine *TM, PassManagerBase &PM)
103 : TargetPassConfig(TM, PM) {
104 // Enable MI scheduler.
105 if (!DisableHexagonMISched) {
106 enablePass(&MachineSchedulerID);
107 MachineSchedRegistry::setDefault(createVLIWMachineSched);
111 HexagonTargetMachine &getHexagonTargetMachine() const {
112 return getTM<HexagonTargetMachine>();
115 virtual bool addInstSelector();
116 virtual bool addPreRegAlloc();
117 virtual bool addPostRegAlloc();
118 virtual bool addPreSched2();
119 virtual bool addPreEmitPass();
123 TargetPassConfig *HexagonTargetMachine::createPassConfig(PassManagerBase &PM) {
124 return new HexagonPassConfig(this, PM);
127 bool HexagonPassConfig::addInstSelector() {
128 const HexagonTargetMachine &TM = getHexagonTargetMachine();
129 bool NoOpt = (getOptLevel() == CodeGenOpt::None);
132 addPass(createHexagonRemoveExtendArgs(TM));
134 addPass(createHexagonISelDag(TM, getOptLevel()));
137 addPass(createHexagonPeephole());
138 printAndVerify("After hexagon peephole pass");
144 bool HexagonPassConfig::addPreRegAlloc() {
145 if (getOptLevel() != CodeGenOpt::None)
146 if (!DisableHardwareLoops)
147 addPass(createHexagonHardwareLoops());
151 bool HexagonPassConfig::addPostRegAlloc() {
152 const HexagonTargetMachine &TM = getHexagonTargetMachine();
153 if (getOptLevel() != CodeGenOpt::None)
154 if (!DisableHexagonCFGOpt)
155 addPass(createHexagonCFGOptimizer(TM));
159 bool HexagonPassConfig::addPreSched2() {
160 const HexagonTargetMachine &TM = getHexagonTargetMachine();
161 HexagonTargetObjectFile &TLOF =
162 (HexagonTargetObjectFile&)(getTargetLowering()->getObjFileLowering());
164 if (getOptLevel() != CodeGenOpt::None)
165 addPass(&IfConverterID);
166 if (!TLOF.IsSmallDataEnabled()) {
167 addPass(createHexagonSplitConst32AndConst64(TM));
168 printAndVerify("After hexagon split const32/64 pass");
171 if (getOptLevel() != CodeGenOpt::None)
172 addPass(&IfConverterID);
176 bool HexagonPassConfig::addPreEmitPass() {
177 const HexagonTargetMachine &TM = getHexagonTargetMachine();
178 bool NoOpt = (getOptLevel() == CodeGenOpt::None);
181 addPass(createHexagonNewValueJump());
183 // Expand Spill code for predicate registers.
184 addPass(createHexagonExpandPredSpillCode(TM));
186 // Split up TFRcondsets into conditional transfers.
187 addPass(createHexagonSplitTFRCondSets(TM));
191 if (!DisableHardwareLoops)
192 addPass(createHexagonFixupHwLoops());
193 addPass(createHexagonPacketizer());