1 //===- MipsInstrInfo.td - Target Description for Mips Target -*- tablegen -*-=//
3 // The LLVM Compiler Infrastructure
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
8 //===----------------------------------------------------------------------===//
10 // This file contains the Mips implementation of the TargetInstrInfo class.
12 //===----------------------------------------------------------------------===//
15 //===----------------------------------------------------------------------===//
16 // Mips profiles and nodes
17 //===----------------------------------------------------------------------===//
19 def SDT_MipsJmpLink : SDTypeProfile<0, 1, [SDTCisVT<0, iPTR>]>;
20 def SDT_MipsCMov : SDTypeProfile<1, 4, [SDTCisSameAs<0, 1>,
24 def SDT_MipsCallSeqStart : SDCallSeqStart<[SDTCisVT<0, i32>]>;
25 def SDT_MipsCallSeqEnd : SDCallSeqEnd<[SDTCisVT<0, i32>, SDTCisVT<1, i32>]>;
26 def SDT_ExtractLOHI : SDTypeProfile<1, 2, [SDTCisInt<0>, SDTCisVT<1, untyped>,
28 def SDT_InsertLOHI : SDTypeProfile<1, 2, [SDTCisVT<0, untyped>,
29 SDTCisVT<1, i32>, SDTCisSameAs<1, 2>]>;
30 def SDT_MipsMultDiv : SDTypeProfile<1, 2, [SDTCisVT<0, untyped>, SDTCisInt<1>,
32 def SDT_MipsMAddMSub : SDTypeProfile<1, 3,
33 [SDTCisVT<0, untyped>, SDTCisSameAs<0, 3>,
34 SDTCisVT<1, i32>, SDTCisSameAs<1, 2>]>;
35 def SDT_MipsDivRem16 : SDTypeProfile<0, 2, [SDTCisInt<0>, SDTCisSameAs<0, 1>]>;
37 def SDT_MipsThreadPointer : SDTypeProfile<1, 0, [SDTCisPtrTy<0>]>;
39 def SDT_Sync : SDTypeProfile<0, 1, [SDTCisVT<0, i32>]>;
41 def SDT_Ext : SDTypeProfile<1, 3, [SDTCisInt<0>, SDTCisSameAs<0, 1>,
42 SDTCisVT<2, i32>, SDTCisSameAs<2, 3>]>;
43 def SDT_Ins : SDTypeProfile<1, 4, [SDTCisInt<0>, SDTCisSameAs<0, 1>,
44 SDTCisVT<2, i32>, SDTCisSameAs<2, 3>,
47 def SDTMipsLoadLR : SDTypeProfile<1, 2,
48 [SDTCisInt<0>, SDTCisPtrTy<1>,
52 def MipsJmpLink : SDNode<"MipsISD::JmpLink",SDT_MipsJmpLink,
53 [SDNPHasChain, SDNPOutGlue, SDNPOptInGlue,
57 def MipsTailCall : SDNode<"MipsISD::TailCall", SDT_MipsJmpLink,
58 [SDNPHasChain, SDNPOptInGlue, SDNPVariadic]>;
60 // Hi and Lo nodes are used to handle global addresses. Used on
61 // MipsISelLowering to lower stuff like GlobalAddress, ExternalSymbol
62 // static model. (nothing to do with Mips Registers Hi and Lo)
63 def MipsHi : SDNode<"MipsISD::Hi", SDTIntUnaryOp>;
64 def MipsLo : SDNode<"MipsISD::Lo", SDTIntUnaryOp>;
65 def MipsGPRel : SDNode<"MipsISD::GPRel", SDTIntUnaryOp>;
67 // TlsGd node is used to handle General Dynamic TLS
68 def MipsTlsGd : SDNode<"MipsISD::TlsGd", SDTIntUnaryOp>;
70 // TprelHi and TprelLo nodes are used to handle Local Exec TLS
71 def MipsTprelHi : SDNode<"MipsISD::TprelHi", SDTIntUnaryOp>;
72 def MipsTprelLo : SDNode<"MipsISD::TprelLo", SDTIntUnaryOp>;
75 def MipsThreadPointer: SDNode<"MipsISD::ThreadPointer", SDT_MipsThreadPointer>;
78 def MipsRet : SDNode<"MipsISD::Ret", SDTNone,
79 [SDNPHasChain, SDNPOptInGlue, SDNPVariadic]>;
81 // These are target-independent nodes, but have target-specific formats.
82 def callseq_start : SDNode<"ISD::CALLSEQ_START", SDT_MipsCallSeqStart,
83 [SDNPHasChain, SDNPSideEffect, SDNPOutGlue]>;
84 def callseq_end : SDNode<"ISD::CALLSEQ_END", SDT_MipsCallSeqEnd,
85 [SDNPHasChain, SDNPSideEffect,
86 SDNPOptInGlue, SDNPOutGlue]>;
88 // Node used to extract integer from LO/HI register.
89 def ExtractLOHI : SDNode<"MipsISD::ExtractLOHI", SDT_ExtractLOHI>;
91 // Node used to insert 32-bit integers to LOHI register pair.
92 def InsertLOHI : SDNode<"MipsISD::InsertLOHI", SDT_InsertLOHI>;
95 def MipsMult : SDNode<"MipsISD::Mult", SDT_MipsMultDiv>;
96 def MipsMultu : SDNode<"MipsISD::Multu", SDT_MipsMultDiv>;
99 def MipsMAdd : SDNode<"MipsISD::MAdd", SDT_MipsMAddMSub>;
100 def MipsMAddu : SDNode<"MipsISD::MAddu", SDT_MipsMAddMSub>;
101 def MipsMSub : SDNode<"MipsISD::MSub", SDT_MipsMAddMSub>;
102 def MipsMSubu : SDNode<"MipsISD::MSubu", SDT_MipsMAddMSub>;
105 def MipsDivRem : SDNode<"MipsISD::DivRem", SDT_MipsMultDiv>;
106 def MipsDivRemU : SDNode<"MipsISD::DivRemU", SDT_MipsMultDiv>;
107 def MipsDivRem16 : SDNode<"MipsISD::DivRem16", SDT_MipsDivRem16, [SDNPOutGlue]>;
108 def MipsDivRemU16 : SDNode<"MipsISD::DivRemU16", SDT_MipsDivRem16,
111 // Target constant nodes that are not part of any isel patterns and remain
112 // unchanged can cause instructions with illegal operands to be emitted.
113 // Wrapper node patterns give the instruction selector a chance to replace
114 // target constant nodes that would otherwise remain unchanged with ADDiu
115 // nodes. Without these wrapper node patterns, the following conditional move
116 // instrucion is emitted when function cmov2 in test/CodeGen/Mips/cmov.ll is
118 // movn %got(d)($gp), %got(c)($gp), $4
119 // This instruction is illegal since movn can take only register operands.
121 def MipsWrapper : SDNode<"MipsISD::Wrapper", SDTIntBinOp>;
123 def MipsSync : SDNode<"MipsISD::Sync", SDT_Sync, [SDNPHasChain,SDNPSideEffect]>;
125 def MipsExt : SDNode<"MipsISD::Ext", SDT_Ext>;
126 def MipsIns : SDNode<"MipsISD::Ins", SDT_Ins>;
128 def MipsLWL : SDNode<"MipsISD::LWL", SDTMipsLoadLR,
129 [SDNPHasChain, SDNPMayLoad, SDNPMemOperand]>;
130 def MipsLWR : SDNode<"MipsISD::LWR", SDTMipsLoadLR,
131 [SDNPHasChain, SDNPMayLoad, SDNPMemOperand]>;
132 def MipsSWL : SDNode<"MipsISD::SWL", SDTStore,
133 [SDNPHasChain, SDNPMayStore, SDNPMemOperand]>;
134 def MipsSWR : SDNode<"MipsISD::SWR", SDTStore,
135 [SDNPHasChain, SDNPMayStore, SDNPMemOperand]>;
136 def MipsLDL : SDNode<"MipsISD::LDL", SDTMipsLoadLR,
137 [SDNPHasChain, SDNPMayLoad, SDNPMemOperand]>;
138 def MipsLDR : SDNode<"MipsISD::LDR", SDTMipsLoadLR,
139 [SDNPHasChain, SDNPMayLoad, SDNPMemOperand]>;
140 def MipsSDL : SDNode<"MipsISD::SDL", SDTStore,
141 [SDNPHasChain, SDNPMayStore, SDNPMemOperand]>;
142 def MipsSDR : SDNode<"MipsISD::SDR", SDTStore,
143 [SDNPHasChain, SDNPMayStore, SDNPMemOperand]>;
145 //===----------------------------------------------------------------------===//
146 // Mips Instruction Predicate Definitions.
147 //===----------------------------------------------------------------------===//
148 def HasSEInReg : Predicate<"Subtarget.hasSEInReg()">,
149 AssemblerPredicate<"FeatureSEInReg">;
150 def HasBitCount : Predicate<"Subtarget.hasBitCount()">,
151 AssemblerPredicate<"FeatureBitCount">;
152 def HasSwap : Predicate<"Subtarget.hasSwap()">,
153 AssemblerPredicate<"FeatureSwap">;
154 def HasCondMov : Predicate<"Subtarget.hasCondMov()">,
155 AssemblerPredicate<"FeatureCondMov">;
156 def HasFPIdx : Predicate<"Subtarget.hasFPIdx()">,
157 AssemblerPredicate<"FeatureFPIdx">;
158 def HasMips32 : Predicate<"Subtarget.hasMips32()">,
159 AssemblerPredicate<"FeatureMips32">;
160 def HasMips32r2 : Predicate<"Subtarget.hasMips32r2()">,
161 AssemblerPredicate<"FeatureMips32r2">;
162 def HasMips64 : Predicate<"Subtarget.hasMips64()">,
163 AssemblerPredicate<"FeatureMips64">;
164 def NotMips64 : Predicate<"!Subtarget.hasMips64()">,
165 AssemblerPredicate<"!FeatureMips64">;
166 def HasMips64r2 : Predicate<"Subtarget.hasMips64r2()">,
167 AssemblerPredicate<"FeatureMips64r2">;
168 def IsN64 : Predicate<"Subtarget.isABI_N64()">,
169 AssemblerPredicate<"FeatureN64">;
170 def NotN64 : Predicate<"!Subtarget.isABI_N64()">,
171 AssemblerPredicate<"!FeatureN64">;
172 def InMips16Mode : Predicate<"Subtarget.inMips16Mode()">,
173 AssemblerPredicate<"FeatureMips16">;
174 def RelocStatic : Predicate<"TM.getRelocationModel() == Reloc::Static">,
175 AssemblerPredicate<"FeatureMips32">;
176 def RelocPIC : Predicate<"TM.getRelocationModel() == Reloc::PIC_">,
177 AssemblerPredicate<"FeatureMips32">;
178 def NoNaNsFPMath : Predicate<"TM.Options.NoNaNsFPMath">,
179 AssemblerPredicate<"FeatureMips32">;
180 def HasStdEnc : Predicate<"Subtarget.hasStandardEncoding()">,
181 AssemblerPredicate<"!FeatureMips16">;
182 def NotDSP : Predicate<"!Subtarget.hasDSP()">;
184 class MipsPat<dag pattern, dag result> : Pat<pattern, result> {
185 let Predicates = [HasStdEnc];
189 bit isCommutable = 1;
206 bit isTerminator = 1;
209 bit hasExtraSrcRegAllocReq = 1;
210 bit isCodeGenOnly = 1;
213 class IsAsCheapAsAMove {
214 bit isAsCheapAsAMove = 1;
217 class NeverHasSideEffects {
218 bit neverHasSideEffects = 1;
221 //===----------------------------------------------------------------------===//
222 // Instruction format superclass
223 //===----------------------------------------------------------------------===//
225 include "MipsInstrFormats.td"
227 //===----------------------------------------------------------------------===//
228 // Mips Operand, Complex Patterns and Transformations Definitions.
229 //===----------------------------------------------------------------------===//
231 // Instruction operand types
232 def jmptarget : Operand<OtherVT> {
233 let EncoderMethod = "getJumpTargetOpValue";
235 def brtarget : Operand<OtherVT> {
236 let EncoderMethod = "getBranchTargetOpValue";
237 let OperandType = "OPERAND_PCREL";
238 let DecoderMethod = "DecodeBranchTarget";
240 def calltarget : Operand<iPTR> {
241 let EncoderMethod = "getJumpTargetOpValue";
243 def calltarget64: Operand<i64>;
244 def simm16 : Operand<i32> {
245 let DecoderMethod= "DecodeSimm16";
248 def simm20 : Operand<i32> {
251 def simm16_64 : Operand<i64>;
252 def shamt : Operand<i32>;
255 def uimm16 : Operand<i32> {
256 let PrintMethod = "printUnsignedImm";
259 def MipsMemAsmOperand : AsmOperandClass {
261 let ParserMethod = "parseMemOperand";
265 def mem : Operand<i32> {
266 let PrintMethod = "printMemOperand";
267 let MIOperandInfo = (ops CPURegs, simm16);
268 let EncoderMethod = "getMemEncoding";
269 let ParserMatchClass = MipsMemAsmOperand;
270 let OperandType = "OPERAND_MEMORY";
273 def mem64 : Operand<i64> {
274 let PrintMethod = "printMemOperand";
275 let MIOperandInfo = (ops CPU64Regs, simm16_64);
276 let EncoderMethod = "getMemEncoding";
277 let ParserMatchClass = MipsMemAsmOperand;
278 let OperandType = "OPERAND_MEMORY";
281 def mem_ea : Operand<i32> {
282 let PrintMethod = "printMemOperandEA";
283 let MIOperandInfo = (ops CPURegs, simm16);
284 let EncoderMethod = "getMemEncoding";
285 let OperandType = "OPERAND_MEMORY";
288 def mem_ea_64 : Operand<i64> {
289 let PrintMethod = "printMemOperandEA";
290 let MIOperandInfo = (ops CPU64Regs, simm16_64);
291 let EncoderMethod = "getMemEncoding";
292 let OperandType = "OPERAND_MEMORY";
295 // size operand of ext instruction
296 def size_ext : Operand<i32> {
297 let EncoderMethod = "getSizeExtEncoding";
298 let DecoderMethod = "DecodeExtSize";
301 // size operand of ins instruction
302 def size_ins : Operand<i32> {
303 let EncoderMethod = "getSizeInsEncoding";
304 let DecoderMethod = "DecodeInsSize";
307 // Transformation Function - get the lower 16 bits.
308 def LO16 : SDNodeXForm<imm, [{
309 return getImm(N, N->getZExtValue() & 0xFFFF);
312 // Transformation Function - get the higher 16 bits.
313 def HI16 : SDNodeXForm<imm, [{
314 return getImm(N, (N->getZExtValue() >> 16) & 0xFFFF);
318 def Plus1 : SDNodeXForm<imm, [{ return getImm(N, N->getSExtValue() + 1); }]>;
320 // Node immediate fits as 16-bit sign extended on target immediate.
322 def immSExt8 : PatLeaf<(imm), [{ return isInt<8>(N->getSExtValue()); }]>;
324 // Node immediate fits as 16-bit sign extended on target immediate.
326 def immSExt16 : PatLeaf<(imm), [{ return isInt<16>(N->getSExtValue()); }]>;
328 // Node immediate fits as 15-bit sign extended on target immediate.
330 def immSExt15 : PatLeaf<(imm), [{ return isInt<15>(N->getSExtValue()); }]>;
332 // Node immediate fits as 16-bit zero extended on target immediate.
333 // The LO16 param means that only the lower 16 bits of the node
334 // immediate are caught.
336 def immZExt16 : PatLeaf<(imm), [{
337 if (N->getValueType(0) == MVT::i32)
338 return (uint32_t)N->getZExtValue() == (unsigned short)N->getZExtValue();
340 return (uint64_t)N->getZExtValue() == (unsigned short)N->getZExtValue();
343 // Immediate can be loaded with LUi (32-bit int with lower 16-bit cleared).
344 def immLow16Zero : PatLeaf<(imm), [{
345 int64_t Val = N->getSExtValue();
346 return isInt<32>(Val) && !(Val & 0xffff);
349 // shamt field must fit in 5 bits.
350 def immZExt5 : ImmLeaf<i32, [{return Imm == (Imm & 0x1f);}]>;
352 // True if (N + 1) fits in 16-bit field.
353 def immSExt16Plus1 : PatLeaf<(imm), [{
354 return isInt<17>(N->getSExtValue()) && isInt<16>(N->getSExtValue() + 1);
357 // Mips Address Mode! SDNode frameindex could possibily be a match
358 // since load and store instructions from stack used it.
360 ComplexPattern<iPTR, 2, "selectIntAddr", [frameindex]>;
363 ComplexPattern<iPTR, 2, "selectAddrRegImm", [frameindex]>;
366 ComplexPattern<iPTR, 2, "selectAddrDefault", [frameindex]>;
368 //===----------------------------------------------------------------------===//
369 // Instructions specific format
370 //===----------------------------------------------------------------------===//
372 // Arithmetic and logical instructions with 3 register operands.
373 class ArithLogicR<string opstr, RegisterOperand RO, bit isComm = 0,
374 InstrItinClass Itin = NoItinerary,
375 SDPatternOperator OpNode = null_frag>:
376 InstSE<(outs RO:$rd), (ins RO:$rs, RO:$rt),
377 !strconcat(opstr, "\t$rd, $rs, $rt"),
378 [(set RO:$rd, (OpNode RO:$rs, RO:$rt))], Itin, FrmR, opstr> {
379 let isCommutable = isComm;
380 let isReMaterializable = 1;
383 // Arithmetic and logical instructions with 2 register operands.
384 class ArithLogicI<string opstr, Operand Od, RegisterOperand RO,
385 SDPatternOperator imm_type = null_frag,
386 SDPatternOperator OpNode = null_frag> :
387 InstSE<(outs RO:$rt), (ins RO:$rs, Od:$imm16),
388 !strconcat(opstr, "\t$rt, $rs, $imm16"),
389 [(set RO:$rt, (OpNode RO:$rs, imm_type:$imm16))],
390 IIAlu, FrmI, opstr> {
391 let isReMaterializable = 1;
394 // Arithmetic Multiply ADD/SUB
395 class MArithR<string opstr, bit isComm = 0> :
396 InstSE<(outs), (ins CPURegsOpnd:$rs, CPURegsOpnd:$rt),
397 !strconcat(opstr, "\t$rs, $rt"), [], IIImul, FrmR> {
400 let isCommutable = isComm;
404 class LogicNOR<string opstr, RegisterOperand RC>:
405 InstSE<(outs RC:$rd), (ins RC:$rs, RC:$rt),
406 !strconcat(opstr, "\t$rd, $rs, $rt"),
407 [(set RC:$rd, (not (or RC:$rs, RC:$rt)))], IIAlu, FrmR, opstr> {
408 let isCommutable = 1;
412 class shift_rotate_imm<string opstr, Operand ImmOpnd,
413 RegisterOperand RC, SDPatternOperator OpNode = null_frag,
414 SDPatternOperator PF = null_frag> :
415 InstSE<(outs RC:$rd), (ins RC:$rt, ImmOpnd:$shamt),
416 !strconcat(opstr, "\t$rd, $rt, $shamt"),
417 [(set RC:$rd, (OpNode RC:$rt, PF:$shamt))], IIAlu, FrmR, opstr>;
419 class shift_rotate_reg<string opstr, RegisterOperand RC,
420 SDPatternOperator OpNode = null_frag>:
421 InstSE<(outs RC:$rd), (ins CPURegsOpnd:$rs, RC:$rt),
422 !strconcat(opstr, "\t$rd, $rt, $rs"),
423 [(set RC:$rd, (OpNode RC:$rt, CPURegsOpnd:$rs))], IIAlu, FrmR, opstr>;
425 // Load Upper Imediate
426 class LoadUpper<string opstr, RegisterClass RC, Operand Imm>:
427 InstSE<(outs RC:$rt), (ins Imm:$imm16), !strconcat(opstr, "\t$rt, $imm16"),
428 [], IIAlu, FrmI>, IsAsCheapAsAMove {
429 let neverHasSideEffects = 1;
430 let isReMaterializable = 1;
433 class FMem<bits<6> op, dag outs, dag ins, string asmstr, list<dag> pattern,
434 InstrItinClass itin>: FFI<op, outs, ins, asmstr, pattern> {
436 let Inst{25-21} = addr{20-16};
437 let Inst{15-0} = addr{15-0};
438 let DecoderMethod = "DecodeMem";
442 class Load<string opstr, SDPatternOperator OpNode, RegisterClass RC,
443 Operand MemOpnd, ComplexPattern Addr> :
444 InstSE<(outs RC:$rt), (ins MemOpnd:$addr), !strconcat(opstr, "\t$rt, $addr"),
445 [(set RC:$rt, (OpNode Addr:$addr))], NoItinerary, FrmI> {
446 let DecoderMethod = "DecodeMem";
447 let canFoldAsLoad = 1;
451 class Store<string opstr, SDPatternOperator OpNode, RegisterClass RC,
452 Operand MemOpnd, ComplexPattern Addr> :
453 InstSE<(outs), (ins RC:$rt, MemOpnd:$addr), !strconcat(opstr, "\t$rt, $addr"),
454 [(OpNode RC:$rt, Addr:$addr)], NoItinerary, FrmI> {
455 let DecoderMethod = "DecodeMem";
459 multiclass LoadM<string opstr, RegisterClass RC,
460 SDPatternOperator OpNode = null_frag,
461 ComplexPattern Addr = addr> {
462 def NAME : Load<opstr, OpNode, RC, mem, Addr>, Requires<[NotN64, HasStdEnc]>;
463 def _P8 : Load<opstr, OpNode, RC, mem64, Addr>,
464 Requires<[IsN64, HasStdEnc]> {
465 let DecoderNamespace = "Mips64";
466 let isCodeGenOnly = 1;
470 multiclass StoreM<string opstr, RegisterClass RC,
471 SDPatternOperator OpNode = null_frag,
472 ComplexPattern Addr = addr> {
473 def NAME : Store<opstr, OpNode, RC, mem, Addr>, Requires<[NotN64, HasStdEnc]>;
474 def _P8 : Store<opstr, OpNode, RC, mem64, Addr>,
475 Requires<[IsN64, HasStdEnc]> {
476 let DecoderNamespace = "Mips64";
477 let isCodeGenOnly = 1;
481 // Load/Store Left/Right
482 let canFoldAsLoad = 1 in
483 class LoadLeftRight<string opstr, SDNode OpNode, RegisterClass RC,
485 InstSE<(outs RC:$rt), (ins MemOpnd:$addr, RC:$src),
486 !strconcat(opstr, "\t$rt, $addr"),
487 [(set RC:$rt, (OpNode addr:$addr, RC:$src))], NoItinerary, FrmI> {
488 let DecoderMethod = "DecodeMem";
489 string Constraints = "$src = $rt";
492 class StoreLeftRight<string opstr, SDNode OpNode, RegisterClass RC,
494 InstSE<(outs), (ins RC:$rt, MemOpnd:$addr), !strconcat(opstr, "\t$rt, $addr"),
495 [(OpNode RC:$rt, addr:$addr)], NoItinerary, FrmI> {
496 let DecoderMethod = "DecodeMem";
499 multiclass LoadLeftRightM<string opstr, SDNode OpNode, RegisterClass RC> {
500 def NAME : LoadLeftRight<opstr, OpNode, RC, mem>,
501 Requires<[NotN64, HasStdEnc]>;
502 def _P8 : LoadLeftRight<opstr, OpNode, RC, mem64>,
503 Requires<[IsN64, HasStdEnc]> {
504 let DecoderNamespace = "Mips64";
505 let isCodeGenOnly = 1;
509 multiclass StoreLeftRightM<string opstr, SDNode OpNode, RegisterClass RC> {
510 def NAME : StoreLeftRight<opstr, OpNode, RC, mem>,
511 Requires<[NotN64, HasStdEnc]>;
512 def _P8 : StoreLeftRight<opstr, OpNode, RC, mem64>,
513 Requires<[IsN64, HasStdEnc]> {
514 let DecoderNamespace = "Mips64";
515 let isCodeGenOnly = 1;
519 // Conditional Branch
520 class CBranch<string opstr, PatFrag cond_op, RegisterClass RC> :
521 InstSE<(outs), (ins RC:$rs, RC:$rt, brtarget:$offset),
522 !strconcat(opstr, "\t$rs, $rt, $offset"),
523 [(brcond (i32 (cond_op RC:$rs, RC:$rt)), bb:$offset)], IIBranch,
526 let isTerminator = 1;
527 let hasDelaySlot = 1;
531 class CBranchZero<string opstr, PatFrag cond_op, RegisterClass RC> :
532 InstSE<(outs), (ins RC:$rs, brtarget:$offset),
533 !strconcat(opstr, "\t$rs, $offset"),
534 [(brcond (i32 (cond_op RC:$rs, 0)), bb:$offset)], IIBranch, FrmI> {
536 let isTerminator = 1;
537 let hasDelaySlot = 1;
542 class SetCC_R<string opstr, PatFrag cond_op, RegisterClass RC> :
543 InstSE<(outs CPURegsOpnd:$rd), (ins RC:$rs, RC:$rt),
544 !strconcat(opstr, "\t$rd, $rs, $rt"),
545 [(set CPURegsOpnd:$rd, (cond_op RC:$rs, RC:$rt))],
548 class SetCC_I<string opstr, PatFrag cond_op, Operand Od, PatLeaf imm_type,
550 InstSE<(outs CPURegsOpnd:$rt), (ins RC:$rs, Od:$imm16),
551 !strconcat(opstr, "\t$rt, $rs, $imm16"),
552 [(set CPURegsOpnd:$rt, (cond_op RC:$rs, imm_type:$imm16))],
556 class JumpFJ<DAGOperand opnd, string opstr, SDPatternOperator operator,
557 SDPatternOperator targetoperator> :
558 InstSE<(outs), (ins opnd:$target), !strconcat(opstr, "\t$target"),
559 [(operator targetoperator:$target)], IIBranch, FrmJ> {
562 let hasDelaySlot = 1;
563 let DecoderMethod = "DecodeJumpTarget";
567 // Unconditional branch
568 class UncondBranch<string opstr> :
569 InstSE<(outs), (ins brtarget:$offset), !strconcat(opstr, "\t$offset"),
570 [(br bb:$offset)], IIBranch, FrmI> {
572 let isTerminator = 1;
574 let hasDelaySlot = 1;
575 let Predicates = [RelocPIC, HasStdEnc];
579 // Base class for indirect branch and return instruction classes.
580 let isTerminator=1, isBarrier=1, hasDelaySlot = 1 in
581 class JumpFR<RegisterClass RC, SDPatternOperator operator = null_frag>:
582 InstSE<(outs), (ins RC:$rs), "jr\t$rs", [(operator RC:$rs)], IIBranch, FrmR>;
585 class IndirectBranch<RegisterClass RC>: JumpFR<RC, brind> {
587 let isIndirectBranch = 1;
590 // Return instruction
591 class RetBase<RegisterClass RC>: JumpFR<RC> {
593 let isCodeGenOnly = 1;
595 let hasExtraSrcRegAllocReq = 1;
598 // Jump and Link (Call)
599 let isCall=1, hasDelaySlot=1, Defs = [RA] in {
600 class JumpLink<string opstr> :
601 InstSE<(outs), (ins calltarget:$target), !strconcat(opstr, "\t$target"),
602 [(MipsJmpLink imm:$target)], IIBranch, FrmJ> {
603 let DecoderMethod = "DecodeJumpTarget";
606 class JumpLinkRegPseudo<RegisterClass RC, Instruction JALRInst,
608 PseudoSE<(outs), (ins RC:$rs), [(MipsJmpLink RC:$rs)], IIBranch>,
609 PseudoInstExpansion<(JALRInst RetReg, RC:$rs)>;
611 class JumpLinkReg<string opstr, RegisterClass RC>:
612 InstSE<(outs RC:$rd), (ins RC:$rs), !strconcat(opstr, "\t$rd, $rs"),
615 class BGEZAL_FT<string opstr, RegisterOperand RO> :
616 InstSE<(outs), (ins RO:$rs, brtarget:$offset),
617 !strconcat(opstr, "\t$rs, $offset"), [], IIBranch, FrmI>;
622 InstSE<(outs), (ins brtarget:$offset), "bal\t$offset", [], IIBranch, FrmI> {
624 let isTerminator = 1;
626 let hasDelaySlot = 1;
631 let hasSideEffects = 1 in
633 InstSE<(outs), (ins i32imm:$stype), "sync $stype", [(MipsSync imm:$stype)],
634 NoItinerary, FrmOther>;
637 class Mult<string opstr, InstrItinClass itin, RegisterOperand RO,
638 list<Register> DefRegs> :
639 InstSE<(outs), (ins RO:$rs, RO:$rt), !strconcat(opstr, "\t$rs, $rt"), [],
641 let isCommutable = 1;
643 let neverHasSideEffects = 1;
646 // Pseudo multiply/divide instruction with explicit accumulator register
648 class MultDivPseudo<Instruction RealInst, RegisterClass R0, RegisterOperand R1,
649 SDPatternOperator OpNode, InstrItinClass Itin,
650 bit IsComm = 1, bit HasSideEffects = 0> :
651 PseudoSE<(outs R0:$ac), (ins R1:$rs, R1:$rt),
652 [(set R0:$ac, (OpNode R1:$rs, R1:$rt))], Itin>,
653 PseudoInstExpansion<(RealInst R1:$rs, R1:$rt)> {
654 let isCommutable = IsComm;
655 let hasSideEffects = HasSideEffects;
658 // Pseudo multiply add/sub instruction with explicit accumulator register
660 class MAddSubPseudo<Instruction RealInst, SDPatternOperator OpNode>
661 : PseudoSE<(outs ACRegs:$ac),
662 (ins CPURegsOpnd:$rs, CPURegsOpnd:$rt, ACRegs:$acin),
664 (OpNode CPURegsOpnd:$rs, CPURegsOpnd:$rt, ACRegs:$acin))],
666 PseudoInstExpansion<(RealInst CPURegsOpnd:$rs, CPURegsOpnd:$rt)> {
667 string Constraints = "$acin = $ac";
670 class Div<string opstr, InstrItinClass itin, RegisterOperand RO,
671 list<Register> DefRegs> :
672 InstSE<(outs), (ins RO:$rs, RO:$rt), !strconcat(opstr, "\t$$zero, $rs, $rt"),
678 class MoveFromLOHI<string opstr, RegisterClass RC, list<Register> UseRegs>:
679 InstSE<(outs RC:$rd), (ins), !strconcat(opstr, "\t$rd"), [], IIHiLo, FrmR> {
681 let neverHasSideEffects = 1;
684 class MoveToLOHI<string opstr, RegisterClass RC, list<Register> DefRegs>:
685 InstSE<(outs), (ins RC:$rs), !strconcat(opstr, "\t$rs"), [], IIHiLo, FrmR> {
687 let neverHasSideEffects = 1;
690 class EffectiveAddress<string opstr, RegisterClass RC, Operand Mem> :
691 InstSE<(outs RC:$rt), (ins Mem:$addr), !strconcat(opstr, "\t$rt, $addr"),
692 [(set RC:$rt, addr:$addr)], NoItinerary, FrmI> {
693 let isCodeGenOnly = 1;
694 let DecoderMethod = "DecodeMem";
697 // Count Leading Ones/Zeros in Word
698 class CountLeading0<string opstr, RegisterOperand RO>:
699 InstSE<(outs RO:$rd), (ins RO:$rs), !strconcat(opstr, "\t$rd, $rs"),
700 [(set RO:$rd, (ctlz RO:$rs))], IIAlu, FrmR>,
701 Requires<[HasBitCount, HasStdEnc]>;
703 class CountLeading1<string opstr, RegisterOperand RO>:
704 InstSE<(outs RO:$rd), (ins RO:$rs), !strconcat(opstr, "\t$rd, $rs"),
705 [(set RO:$rd, (ctlz (not RO:$rs)))], IIAlu, FrmR>,
706 Requires<[HasBitCount, HasStdEnc]>;
709 // Sign Extend in Register.
710 class SignExtInReg<string opstr, ValueType vt, RegisterClass RC> :
711 InstSE<(outs RC:$rd), (ins RC:$rt), !strconcat(opstr, "\t$rd, $rt"),
712 [(set RC:$rd, (sext_inreg RC:$rt, vt))], NoItinerary, FrmR> {
713 let Predicates = [HasSEInReg, HasStdEnc];
717 class SubwordSwap<string opstr, RegisterOperand RO>:
718 InstSE<(outs RO:$rd), (ins RO:$rt), !strconcat(opstr, "\t$rd, $rt"), [],
720 let Predicates = [HasSwap, HasStdEnc];
721 let neverHasSideEffects = 1;
725 class ReadHardware<RegisterClass CPURegClass, RegisterOperand RO> :
726 InstSE<(outs CPURegClass:$rt), (ins RO:$rd), "rdhwr\t$rt, $rd", [],
730 class ExtBase<string opstr, RegisterOperand RO>:
731 InstSE<(outs RO:$rt), (ins RO:$rs, uimm16:$pos, size_ext:$size),
732 !strconcat(opstr, " $rt, $rs, $pos, $size"),
733 [(set RO:$rt, (MipsExt RO:$rs, imm:$pos, imm:$size))], NoItinerary,
735 let Predicates = [HasMips32r2, HasStdEnc];
738 class InsBase<string opstr, RegisterOperand RO>:
739 InstSE<(outs RO:$rt), (ins RO:$rs, uimm16:$pos, size_ins:$size, RO:$src),
740 !strconcat(opstr, " $rt, $rs, $pos, $size"),
741 [(set RO:$rt, (MipsIns RO:$rs, imm:$pos, imm:$size, RO:$src))],
743 let Predicates = [HasMips32r2, HasStdEnc];
744 let Constraints = "$src = $rt";
747 // Atomic instructions with 2 source operands (ATOMIC_SWAP & ATOMIC_LOAD_*).
748 class Atomic2Ops<PatFrag Op, RegisterClass DRC, RegisterClass PRC> :
749 PseudoSE<(outs DRC:$dst), (ins PRC:$ptr, DRC:$incr),
750 [(set DRC:$dst, (Op PRC:$ptr, DRC:$incr))]>;
752 multiclass Atomic2Ops32<PatFrag Op> {
753 def NAME : Atomic2Ops<Op, CPURegs, CPURegs>, Requires<[NotN64, HasStdEnc]>;
754 def _P8 : Atomic2Ops<Op, CPURegs, CPU64Regs>,
755 Requires<[IsN64, HasStdEnc]> {
756 let DecoderNamespace = "Mips64";
760 // Atomic Compare & Swap.
761 class AtomicCmpSwap<PatFrag Op, RegisterClass DRC, RegisterClass PRC> :
762 PseudoSE<(outs DRC:$dst), (ins PRC:$ptr, DRC:$cmp, DRC:$swap),
763 [(set DRC:$dst, (Op PRC:$ptr, DRC:$cmp, DRC:$swap))]>;
765 multiclass AtomicCmpSwap32<PatFrag Op> {
766 def NAME : AtomicCmpSwap<Op, CPURegs, CPURegs>,
767 Requires<[NotN64, HasStdEnc]>;
768 def _P8 : AtomicCmpSwap<Op, CPURegs, CPU64Regs>,
769 Requires<[IsN64, HasStdEnc]> {
770 let DecoderNamespace = "Mips64";
774 class LLBase<string opstr, RegisterOperand RO, Operand Mem> :
775 InstSE<(outs RO:$rt), (ins Mem:$addr), !strconcat(opstr, "\t$rt, $addr"),
776 [], NoItinerary, FrmI> {
777 let DecoderMethod = "DecodeMem";
781 class SCBase<string opstr, RegisterOperand RO, Operand Mem> :
782 InstSE<(outs RO:$dst), (ins RO:$rt, Mem:$addr),
783 !strconcat(opstr, "\t$rt, $addr"), [], NoItinerary, FrmI> {
784 let DecoderMethod = "DecodeMem";
786 let Constraints = "$rt = $dst";
789 class MFC3OP<dag outs, dag ins, string asmstr> :
790 InstSE<outs, ins, asmstr, [], NoItinerary, FrmFR>;
792 //===----------------------------------------------------------------------===//
793 // Pseudo instructions
794 //===----------------------------------------------------------------------===//
797 let isReturn=1, isTerminator=1, hasDelaySlot=1, isBarrier=1, hasCtrlDep=1 in
798 def RetRA : PseudoSE<(outs), (ins), [(MipsRet)]>;
800 let Defs = [SP], Uses = [SP], hasSideEffects = 1 in {
801 def ADJCALLSTACKDOWN : MipsPseudo<(outs), (ins i32imm:$amt),
802 [(callseq_start timm:$amt)]>;
803 def ADJCALLSTACKUP : MipsPseudo<(outs), (ins i32imm:$amt1, i32imm:$amt2),
804 [(callseq_end timm:$amt1, timm:$amt2)]>;
807 let usesCustomInserter = 1 in {
808 defm ATOMIC_LOAD_ADD_I8 : Atomic2Ops32<atomic_load_add_8>;
809 defm ATOMIC_LOAD_ADD_I16 : Atomic2Ops32<atomic_load_add_16>;
810 defm ATOMIC_LOAD_ADD_I32 : Atomic2Ops32<atomic_load_add_32>;
811 defm ATOMIC_LOAD_SUB_I8 : Atomic2Ops32<atomic_load_sub_8>;
812 defm ATOMIC_LOAD_SUB_I16 : Atomic2Ops32<atomic_load_sub_16>;
813 defm ATOMIC_LOAD_SUB_I32 : Atomic2Ops32<atomic_load_sub_32>;
814 defm ATOMIC_LOAD_AND_I8 : Atomic2Ops32<atomic_load_and_8>;
815 defm ATOMIC_LOAD_AND_I16 : Atomic2Ops32<atomic_load_and_16>;
816 defm ATOMIC_LOAD_AND_I32 : Atomic2Ops32<atomic_load_and_32>;
817 defm ATOMIC_LOAD_OR_I8 : Atomic2Ops32<atomic_load_or_8>;
818 defm ATOMIC_LOAD_OR_I16 : Atomic2Ops32<atomic_load_or_16>;
819 defm ATOMIC_LOAD_OR_I32 : Atomic2Ops32<atomic_load_or_32>;
820 defm ATOMIC_LOAD_XOR_I8 : Atomic2Ops32<atomic_load_xor_8>;
821 defm ATOMIC_LOAD_XOR_I16 : Atomic2Ops32<atomic_load_xor_16>;
822 defm ATOMIC_LOAD_XOR_I32 : Atomic2Ops32<atomic_load_xor_32>;
823 defm ATOMIC_LOAD_NAND_I8 : Atomic2Ops32<atomic_load_nand_8>;
824 defm ATOMIC_LOAD_NAND_I16 : Atomic2Ops32<atomic_load_nand_16>;
825 defm ATOMIC_LOAD_NAND_I32 : Atomic2Ops32<atomic_load_nand_32>;
827 defm ATOMIC_SWAP_I8 : Atomic2Ops32<atomic_swap_8>;
828 defm ATOMIC_SWAP_I16 : Atomic2Ops32<atomic_swap_16>;
829 defm ATOMIC_SWAP_I32 : Atomic2Ops32<atomic_swap_32>;
831 defm ATOMIC_CMP_SWAP_I8 : AtomicCmpSwap32<atomic_cmp_swap_8>;
832 defm ATOMIC_CMP_SWAP_I16 : AtomicCmpSwap32<atomic_cmp_swap_16>;
833 defm ATOMIC_CMP_SWAP_I32 : AtomicCmpSwap32<atomic_cmp_swap_32>;
836 /// Pseudo instructions for loading, storing and copying accumulator registers.
837 let isPseudo = 1 in {
838 defm LOAD_AC64 : LoadM<"load_ac64", ACRegs>;
839 defm STORE_AC64 : StoreM<"store_ac64", ACRegs>;
842 def COPY_AC64 : PseudoSE<(outs ACRegs:$dst), (ins ACRegs:$src), []>;
844 //===----------------------------------------------------------------------===//
845 // Instruction definition
846 //===----------------------------------------------------------------------===//
847 //===----------------------------------------------------------------------===//
848 // MipsI Instructions
849 //===----------------------------------------------------------------------===//
851 /// Arithmetic Instructions (ALU Immediate)
852 def ADDiu : MMRel, ArithLogicI<"addiu", simm16, CPURegsOpnd, immSExt16, add>,
853 ADDI_FM<0x9>, IsAsCheapAsAMove;
854 def ADDi : MMRel, ArithLogicI<"addi", simm16, CPURegsOpnd>, ADDI_FM<0x8>;
855 def SLTi : MMRel, SetCC_I<"slti", setlt, simm16, immSExt16, CPURegs>,
857 def SLTiu : MMRel, SetCC_I<"sltiu", setult, simm16, immSExt16, CPURegs>,
859 def ANDi : MMRel, ArithLogicI<"andi", uimm16, CPURegsOpnd, immZExt16, and>,
861 def ORi : MMRel, ArithLogicI<"ori", uimm16, CPURegsOpnd, immZExt16, or>,
863 def XORi : MMRel, ArithLogicI<"xori", uimm16, CPURegsOpnd, immZExt16, xor>,
865 def LUi : MMRel, LoadUpper<"lui", CPURegs, uimm16>, LUI_FM;
867 /// Arithmetic Instructions (3-Operand, R-Type)
868 def ADDu : MMRel, ArithLogicR<"addu", CPURegsOpnd, 1, IIAlu, add>,
870 def SUBu : MMRel, ArithLogicR<"subu", CPURegsOpnd, 0, IIAlu, sub>,
872 def MUL : MMRel, ArithLogicR<"mul", CPURegsOpnd, 1, IIImul, mul>,
874 def ADD : MMRel, ArithLogicR<"add", CPURegsOpnd>, ADD_FM<0, 0x20>;
875 def SUB : MMRel, ArithLogicR<"sub", CPURegsOpnd>, ADD_FM<0, 0x22>;
876 def SLT : MMRel, SetCC_R<"slt", setlt, CPURegs>, ADD_FM<0, 0x2a>;
877 def SLTu : MMRel, SetCC_R<"sltu", setult, CPURegs>, ADD_FM<0, 0x2b>;
878 def AND : MMRel, ArithLogicR<"and", CPURegsOpnd, 1, IIAlu, and>,
880 def OR : MMRel, ArithLogicR<"or", CPURegsOpnd, 1, IIAlu, or>,
882 def XOR : MMRel, ArithLogicR<"xor", CPURegsOpnd, 1, IIAlu, xor>,
884 def NOR : MMRel, LogicNOR<"nor", CPURegsOpnd>, ADD_FM<0, 0x27>;
886 /// Shift Instructions
887 def SLL : MMRel, shift_rotate_imm<"sll", shamt, CPURegsOpnd, shl, immZExt5>,
889 def SRL : MMRel, shift_rotate_imm<"srl", shamt, CPURegsOpnd, srl, immZExt5>,
891 def SRA : MMRel, shift_rotate_imm<"sra", shamt, CPURegsOpnd, sra, immZExt5>,
893 def SLLV : MMRel, shift_rotate_reg<"sllv", CPURegsOpnd, shl>, SRLV_FM<4, 0>;
894 def SRLV : MMRel, shift_rotate_reg<"srlv", CPURegsOpnd, srl>, SRLV_FM<6, 0>;
895 def SRAV : MMRel, shift_rotate_reg<"srav", CPURegsOpnd, sra>, SRLV_FM<7, 0>;
897 // Rotate Instructions
898 let Predicates = [HasMips32r2, HasStdEnc] in {
899 def ROTR : MMRel, shift_rotate_imm<"rotr", shamt, CPURegsOpnd, rotr,
902 def ROTRV : MMRel, shift_rotate_reg<"rotrv", CPURegsOpnd, rotr>,
906 /// Load and Store Instructions
908 defm LB : LoadM<"lb", CPURegs, sextloadi8>, LW_FM<0x20>;
909 defm LBu : LoadM<"lbu", CPURegs, zextloadi8, addrDefault>, LW_FM<0x24>;
910 defm LH : LoadM<"lh", CPURegs, sextloadi16, addrDefault>, LW_FM<0x21>;
911 defm LHu : LoadM<"lhu", CPURegs, zextloadi16>, LW_FM<0x25>;
912 defm LW : LoadM<"lw", CPURegs, load, addrDefault>, LW_FM<0x23>;
913 defm SB : StoreM<"sb", CPURegs, truncstorei8>, LW_FM<0x28>;
914 defm SH : StoreM<"sh", CPURegs, truncstorei16>, LW_FM<0x29>;
915 defm SW : StoreM<"sw", CPURegs, store>, LW_FM<0x2b>;
917 /// load/store left/right
918 defm LWL : LoadLeftRightM<"lwl", MipsLWL, CPURegs>, LW_FM<0x22>;
919 defm LWR : LoadLeftRightM<"lwr", MipsLWR, CPURegs>, LW_FM<0x26>;
920 defm SWL : StoreLeftRightM<"swl", MipsSWL, CPURegs>, LW_FM<0x2a>;
921 defm SWR : StoreLeftRightM<"swr", MipsSWR, CPURegs>, LW_FM<0x2e>;
923 def SYNC : SYNC_FT, SYNC_FM;
925 /// Load-linked, Store-conditional
926 let Predicates = [NotN64, HasStdEnc] in {
927 def LL : LLBase<"ll", CPURegsOpnd, mem>, LW_FM<0x30>;
928 def SC : SCBase<"sc", CPURegsOpnd, mem>, LW_FM<0x38>;
931 let Predicates = [IsN64, HasStdEnc], DecoderNamespace = "Mips64" in {
932 def LL_P8 : LLBase<"ll", CPURegsOpnd, mem64>, LW_FM<0x30>;
933 def SC_P8 : SCBase<"sc", CPURegsOpnd, mem64>, LW_FM<0x38>;
936 /// Jump and Branch Instructions
937 def J : JumpFJ<jmptarget, "j", br, bb>, FJ<2>,
938 Requires<[RelocStatic, HasStdEnc]>, IsBranch;
939 def JR : IndirectBranch<CPURegs>, MTLO_FM<8>;
940 def B : UncondBranch<"b">, B_FM;
941 def BEQ : CBranch<"beq", seteq, CPURegs>, BEQ_FM<4>;
942 def BNE : CBranch<"bne", setne, CPURegs>, BEQ_FM<5>;
943 def BGEZ : CBranchZero<"bgez", setge, CPURegs>, BGEZ_FM<1, 1>;
944 def BGTZ : CBranchZero<"bgtz", setgt, CPURegs>, BGEZ_FM<7, 0>;
945 def BLEZ : CBranchZero<"blez", setle, CPURegs>, BGEZ_FM<6, 0>;
946 def BLTZ : CBranchZero<"bltz", setlt, CPURegs>, BGEZ_FM<1, 0>;
948 def BAL_BR: BAL_FT, BAL_FM;
950 def JAL : JumpLink<"jal">, FJ<3>;
951 def JALR : JumpLinkReg<"jalr", CPURegs>, JALR_FM;
952 def JALRPseudo : JumpLinkRegPseudo<CPURegs, JALR, RA>;
953 def BGEZAL : BGEZAL_FT<"bgezal", CPURegsOpnd>, BGEZAL_FM<0x11>;
954 def BLTZAL : BGEZAL_FT<"bltzal", CPURegsOpnd>, BGEZAL_FM<0x10>;
955 def TAILCALL : JumpFJ<calltarget, "j", MipsTailCall, imm>, FJ<2>, IsTailCall;
956 def TAILCALL_R : JumpFR<CPURegs, MipsTailCall>, MTLO_FM<8>, IsTailCall;
958 def RET : RetBase<CPURegs>, MTLO_FM<8>;
960 // Exception handling related node and instructions.
961 // The conversion sequence is:
962 // ISD::EH_RETURN -> MipsISD::EH_RETURN ->
963 // MIPSeh_return -> (stack change + indirect branch)
965 // MIPSeh_return takes the place of regular return instruction
966 // but takes two arguments (V1, V0) which are used for storing
967 // the offset and return address respectively.
968 def SDT_MipsEHRET : SDTypeProfile<0, 2, [SDTCisInt<0>, SDTCisPtrTy<1>]>;
970 def MIPSehret : SDNode<"MipsISD::EH_RETURN", SDT_MipsEHRET,
971 [SDNPHasChain, SDNPOptInGlue, SDNPVariadic]>;
973 let Uses = [V0, V1], isTerminator = 1, isReturn = 1, isBarrier = 1 in {
974 def MIPSeh_return32 : MipsPseudo<(outs), (ins CPURegs:$spoff, CPURegs:$dst),
975 [(MIPSehret CPURegs:$spoff, CPURegs:$dst)]>;
976 def MIPSeh_return64 : MipsPseudo<(outs), (ins CPU64Regs:$spoff,
978 [(MIPSehret CPU64Regs:$spoff, CPU64Regs:$dst)]>;
981 /// Multiply and Divide Instructions.
982 def MULT : MMRel, Mult<"mult", IIImul, CPURegsOpnd, [HI, LO]>,
984 def MULTu : MMRel, Mult<"multu", IIImul, CPURegsOpnd, [HI, LO]>,
986 def PseudoMULT : MultDivPseudo<MULT, ACRegs, CPURegsOpnd, MipsMult, IIImul>;
987 def PseudoMULTu : MultDivPseudo<MULTu, ACRegs, CPURegsOpnd, MipsMultu, IIImul>;
988 def SDIV : Div<"div", IIIdiv, CPURegsOpnd, [HI, LO]>, MULT_FM<0, 0x1a>;
989 def UDIV : Div<"divu", IIIdiv, CPURegsOpnd, [HI, LO]>, MULT_FM<0, 0x1b>;
990 def PseudoSDIV : MultDivPseudo<SDIV, ACRegs, CPURegsOpnd, MipsDivRem, IIIdiv, 0>;
991 def PseudoUDIV : MultDivPseudo<UDIV, ACRegs, CPURegsOpnd, MipsDivRemU, IIIdiv,
994 def MTHI : MoveToLOHI<"mthi", CPURegs, [HI]>, MTLO_FM<0x11>;
995 def MTLO : MoveToLOHI<"mtlo", CPURegs, [LO]>, MTLO_FM<0x13>;
996 def MFHI : MoveFromLOHI<"mfhi", CPURegs, [HI]>, MFLO_FM<0x10>;
997 def MFLO : MoveFromLOHI<"mflo", CPURegs, [LO]>, MFLO_FM<0x12>;
999 /// Sign Ext In Register Instructions.
1000 def SEB : SignExtInReg<"seb", i8, CPURegs>, SEB_FM<0x10, 0x20>;
1001 def SEH : SignExtInReg<"seh", i16, CPURegs>, SEB_FM<0x18, 0x20>;
1004 def CLZ : CountLeading0<"clz", CPURegsOpnd>, CLO_FM<0x20>;
1005 def CLO : CountLeading1<"clo", CPURegsOpnd>, CLO_FM<0x21>;
1007 /// Word Swap Bytes Within Halfwords
1008 def WSBH : SubwordSwap<"wsbh", CPURegsOpnd>, SEB_FM<2, 0x20>;
1011 def NOP : PseudoSE<(outs), (ins), []>, PseudoInstExpansion<(SLL ZERO, ZERO, 0)>;
1013 // FrameIndexes are legalized when they are operands from load/store
1014 // instructions. The same not happens for stack address copies, so an
1015 // add op with mem ComplexPattern is used and the stack address copy
1016 // can be matched. It's similar to Sparc LEA_ADDRi
1017 def LEA_ADDiu : EffectiveAddress<"addiu", CPURegs, mem_ea>, LW_FM<9>;
1020 def MADD : MArithR<"madd", 1>, MULT_FM<0x1c, 0>;
1021 def MADDU : MArithR<"maddu", 1>, MULT_FM<0x1c, 1>;
1022 def MSUB : MArithR<"msub">, MULT_FM<0x1c, 4>;
1023 def MSUBU : MArithR<"msubu">, MULT_FM<0x1c, 5>;
1024 def PseudoMADD : MAddSubPseudo<MADD, MipsMAdd>;
1025 def PseudoMADDU : MAddSubPseudo<MADDU, MipsMAddu>;
1026 def PseudoMSUB : MAddSubPseudo<MSUB, MipsMSub>;
1027 def PseudoMSUBU : MAddSubPseudo<MSUBU, MipsMSubu>;
1029 def RDHWR : ReadHardware<CPURegs, HWRegsOpnd>, RDHWR_FM;
1031 def EXT : ExtBase<"ext", CPURegsOpnd>, EXT_FM<0>;
1032 def INS : InsBase<"ins", CPURegsOpnd>, EXT_FM<4>;
1034 /// Move Control Registers From/To CPU Registers
1035 def MFC0_3OP : MFC3OP<(outs CPURegsOpnd:$rt),
1036 (ins CPURegsOpnd:$rd, uimm16:$sel),
1037 "mfc0\t$rt, $rd, $sel">, MFC3OP_FM<0x10, 0>;
1039 def MTC0_3OP : MFC3OP<(outs CPURegsOpnd:$rd, uimm16:$sel),
1040 (ins CPURegsOpnd:$rt),
1041 "mtc0\t$rt, $rd, $sel">, MFC3OP_FM<0x10, 4>;
1043 def MFC2_3OP : MFC3OP<(outs CPURegsOpnd:$rt),
1044 (ins CPURegsOpnd:$rd, uimm16:$sel),
1045 "mfc2\t$rt, $rd, $sel">, MFC3OP_FM<0x12, 0>;
1047 def MTC2_3OP : MFC3OP<(outs CPURegsOpnd:$rd, uimm16:$sel),
1048 (ins CPURegsOpnd:$rt),
1049 "mtc2\t$rt, $rd, $sel">, MFC3OP_FM<0x12, 4>;
1051 //===----------------------------------------------------------------------===//
1052 // Instruction aliases
1053 //===----------------------------------------------------------------------===//
1054 def : InstAlias<"move $dst, $src",
1055 (ADDu CPURegsOpnd:$dst, CPURegsOpnd:$src,ZERO), 1>,
1056 Requires<[NotMips64]>;
1057 def : InstAlias<"move $dst, $src",
1058 (OR CPURegsOpnd:$dst, CPURegsOpnd:$src,ZERO), 1>,
1059 Requires<[NotMips64]>;
1060 def : InstAlias<"bal $offset", (BGEZAL RA, brtarget:$offset), 1>;
1061 def : InstAlias<"addu $rs, $rt, $imm",
1062 (ADDiu CPURegsOpnd:$rs, CPURegsOpnd:$rt, simm16:$imm), 0>;
1063 def : InstAlias<"add $rs, $rt, $imm",
1064 (ADDi CPURegsOpnd:$rs, CPURegsOpnd:$rt, simm16:$imm), 0>;
1065 def : InstAlias<"and $rs, $rt, $imm",
1066 (ANDi CPURegsOpnd:$rs, CPURegsOpnd:$rt, simm16:$imm), 0>;
1067 def : InstAlias<"j $rs", (JR CPURegs:$rs), 0>,
1068 Requires<[NotMips64]>;
1069 def : InstAlias<"jalr $rs", (JALR RA, CPURegs:$rs)>, Requires<[NotMips64]>;
1070 def : InstAlias<"jal $rs", (JALR RA, CPURegs:$rs), 0>, Requires<[NotMips64]>;
1071 def : InstAlias<"jal $rd,$rs", (JALR CPURegs:$rd, CPURegs:$rs), 0>,
1072 Requires<[NotMips64]>;
1073 def : InstAlias<"not $rt, $rs",
1074 (NOR CPURegsOpnd:$rt, CPURegsOpnd:$rs, ZERO), 1>;
1075 def : InstAlias<"neg $rt, $rs",
1076 (SUB CPURegsOpnd:$rt, ZERO, CPURegsOpnd:$rs), 1>;
1077 def : InstAlias<"negu $rt, $rs",
1078 (SUBu CPURegsOpnd:$rt, ZERO, CPURegsOpnd:$rs), 1>;
1079 def : InstAlias<"slt $rs, $rt, $imm",
1080 (SLTi CPURegsOpnd:$rs, CPURegs:$rt, simm16:$imm), 0>;
1081 def : InstAlias<"xor $rs, $rt, $imm",
1082 (XORi CPURegsOpnd:$rs, CPURegsOpnd:$rt, uimm16:$imm), 1>,
1083 Requires<[NotMips64]>;
1084 def : InstAlias<"or $rs, $rt, $imm",
1085 (ORi CPURegsOpnd:$rs, CPURegsOpnd:$rt, uimm16:$imm), 1>,
1086 Requires<[NotMips64]>;
1087 def : InstAlias<"nop", (SLL ZERO, ZERO, 0), 1>;
1088 def : InstAlias<"mfc0 $rt, $rd",
1089 (MFC0_3OP CPURegsOpnd:$rt, CPURegsOpnd:$rd, 0), 0>;
1090 def : InstAlias<"mtc0 $rt, $rd",
1091 (MTC0_3OP CPURegsOpnd:$rd, 0, CPURegsOpnd:$rt), 0>;
1092 def : InstAlias<"mfc2 $rt, $rd",
1093 (MFC2_3OP CPURegsOpnd:$rt, CPURegsOpnd:$rd, 0), 0>;
1094 def : InstAlias<"mtc2 $rt, $rd",
1095 (MTC2_3OP CPURegsOpnd:$rd, 0, CPURegsOpnd:$rt), 0>;
1097 //===----------------------------------------------------------------------===//
1098 // Assembler Pseudo Instructions
1099 //===----------------------------------------------------------------------===//
1101 class LoadImm32< string instr_asm, Operand Od, RegisterOperand RO> :
1102 MipsAsmPseudoInst<(outs RO:$rt), (ins Od:$imm32),
1103 !strconcat(instr_asm, "\t$rt, $imm32")> ;
1104 def LoadImm32Reg : LoadImm32<"li", shamt,CPURegsOpnd>;
1106 class LoadAddress<string instr_asm, Operand MemOpnd, RegisterOperand RO> :
1107 MipsAsmPseudoInst<(outs RO:$rt), (ins MemOpnd:$addr),
1108 !strconcat(instr_asm, "\t$rt, $addr")> ;
1109 def LoadAddr32Reg : LoadAddress<"la", mem, CPURegsOpnd>;
1111 class LoadAddressImm<string instr_asm, Operand Od, RegisterOperand RO> :
1112 MipsAsmPseudoInst<(outs RO:$rt), (ins Od:$imm32),
1113 !strconcat(instr_asm, "\t$rt, $imm32")> ;
1114 def LoadAddr32Imm : LoadAddressImm<"la", shamt,CPURegsOpnd>;
1118 //===----------------------------------------------------------------------===//
1119 // Arbitrary patterns that map to one or more instructions
1120 //===----------------------------------------------------------------------===//
1122 // Load/store pattern templates.
1123 class LoadRegImmPat<Instruction LoadInst, ValueType ValTy, PatFrag Node> :
1124 MipsPat<(ValTy (Node addrRegImm:$a)), (LoadInst addrRegImm:$a)>;
1126 class StoreRegImmPat<Instruction StoreInst, ValueType ValTy> :
1127 MipsPat<(store ValTy:$v, addrRegImm:$a), (StoreInst ValTy:$v, addrRegImm:$a)>;
1130 def : MipsPat<(i32 immSExt16:$in),
1131 (ADDiu ZERO, imm:$in)>;
1132 def : MipsPat<(i32 immZExt16:$in),
1133 (ORi ZERO, imm:$in)>;
1134 def : MipsPat<(i32 immLow16Zero:$in),
1135 (LUi (HI16 imm:$in))>;
1137 // Arbitrary immediates
1138 def : MipsPat<(i32 imm:$imm),
1139 (ORi (LUi (HI16 imm:$imm)), (LO16 imm:$imm))>;
1141 // Carry MipsPatterns
1142 def : MipsPat<(subc CPURegs:$lhs, CPURegs:$rhs),
1143 (SUBu CPURegs:$lhs, CPURegs:$rhs)>;
1144 let Predicates = [HasStdEnc, NotDSP] in {
1145 def : MipsPat<(addc CPURegs:$lhs, CPURegs:$rhs),
1146 (ADDu CPURegs:$lhs, CPURegs:$rhs)>;
1147 def : MipsPat<(addc CPURegs:$src, immSExt16:$imm),
1148 (ADDiu CPURegs:$src, imm:$imm)>;
1152 def : MipsPat<(MipsJmpLink (i32 tglobaladdr:$dst)),
1153 (JAL tglobaladdr:$dst)>;
1154 def : MipsPat<(MipsJmpLink (i32 texternalsym:$dst)),
1155 (JAL texternalsym:$dst)>;
1156 //def : MipsPat<(MipsJmpLink CPURegs:$dst),
1157 // (JALR CPURegs:$dst)>;
1160 def : MipsPat<(MipsTailCall (iPTR tglobaladdr:$dst)),
1161 (TAILCALL tglobaladdr:$dst)>;
1162 def : MipsPat<(MipsTailCall (iPTR texternalsym:$dst)),
1163 (TAILCALL texternalsym:$dst)>;
1165 def : MipsPat<(MipsHi tglobaladdr:$in), (LUi tglobaladdr:$in)>;
1166 def : MipsPat<(MipsHi tblockaddress:$in), (LUi tblockaddress:$in)>;
1167 def : MipsPat<(MipsHi tjumptable:$in), (LUi tjumptable:$in)>;
1168 def : MipsPat<(MipsHi tconstpool:$in), (LUi tconstpool:$in)>;
1169 def : MipsPat<(MipsHi tglobaltlsaddr:$in), (LUi tglobaltlsaddr:$in)>;
1170 def : MipsPat<(MipsHi texternalsym:$in), (LUi texternalsym:$in)>;
1172 def : MipsPat<(MipsLo tglobaladdr:$in), (ADDiu ZERO, tglobaladdr:$in)>;
1173 def : MipsPat<(MipsLo tblockaddress:$in), (ADDiu ZERO, tblockaddress:$in)>;
1174 def : MipsPat<(MipsLo tjumptable:$in), (ADDiu ZERO, tjumptable:$in)>;
1175 def : MipsPat<(MipsLo tconstpool:$in), (ADDiu ZERO, tconstpool:$in)>;
1176 def : MipsPat<(MipsLo tglobaltlsaddr:$in), (ADDiu ZERO, tglobaltlsaddr:$in)>;
1177 def : MipsPat<(MipsLo texternalsym:$in), (ADDiu ZERO, texternalsym:$in)>;
1179 def : MipsPat<(add CPURegs:$hi, (MipsLo tglobaladdr:$lo)),
1180 (ADDiu CPURegs:$hi, tglobaladdr:$lo)>;
1181 def : MipsPat<(add CPURegs:$hi, (MipsLo tblockaddress:$lo)),
1182 (ADDiu CPURegs:$hi, tblockaddress:$lo)>;
1183 def : MipsPat<(add CPURegs:$hi, (MipsLo tjumptable:$lo)),
1184 (ADDiu CPURegs:$hi, tjumptable:$lo)>;
1185 def : MipsPat<(add CPURegs:$hi, (MipsLo tconstpool:$lo)),
1186 (ADDiu CPURegs:$hi, tconstpool:$lo)>;
1187 def : MipsPat<(add CPURegs:$hi, (MipsLo tglobaltlsaddr:$lo)),
1188 (ADDiu CPURegs:$hi, tglobaltlsaddr:$lo)>;
1191 def : MipsPat<(add CPURegs:$gp, (MipsGPRel tglobaladdr:$in)),
1192 (ADDiu CPURegs:$gp, tglobaladdr:$in)>;
1193 def : MipsPat<(add CPURegs:$gp, (MipsGPRel tconstpool:$in)),
1194 (ADDiu CPURegs:$gp, tconstpool:$in)>;
1197 class WrapperPat<SDNode node, Instruction ADDiuOp, RegisterClass RC>:
1198 MipsPat<(MipsWrapper RC:$gp, node:$in),
1199 (ADDiuOp RC:$gp, node:$in)>;
1201 def : WrapperPat<tglobaladdr, ADDiu, CPURegs>;
1202 def : WrapperPat<tconstpool, ADDiu, CPURegs>;
1203 def : WrapperPat<texternalsym, ADDiu, CPURegs>;
1204 def : WrapperPat<tblockaddress, ADDiu, CPURegs>;
1205 def : WrapperPat<tjumptable, ADDiu, CPURegs>;
1206 def : WrapperPat<tglobaltlsaddr, ADDiu, CPURegs>;
1208 // Mips does not have "not", so we expand our way
1209 def : MipsPat<(not CPURegs:$in),
1210 (NOR CPURegsOpnd:$in, ZERO)>;
1213 let Predicates = [NotN64, HasStdEnc] in {
1214 def : MipsPat<(i32 (extloadi1 addr:$src)), (LBu addr:$src)>;
1215 def : MipsPat<(i32 (extloadi8 addr:$src)), (LBu addr:$src)>;
1216 def : MipsPat<(i32 (extloadi16 addr:$src)), (LHu addr:$src)>;
1218 let Predicates = [IsN64, HasStdEnc] in {
1219 def : MipsPat<(i32 (extloadi1 addr:$src)), (LBu_P8 addr:$src)>;
1220 def : MipsPat<(i32 (extloadi8 addr:$src)), (LBu_P8 addr:$src)>;
1221 def : MipsPat<(i32 (extloadi16 addr:$src)), (LHu_P8 addr:$src)>;
1225 let Predicates = [NotN64, HasStdEnc] in {
1226 def : MipsPat<(store (i32 0), addr:$dst), (SW ZERO, addr:$dst)>;
1228 let Predicates = [IsN64, HasStdEnc] in {
1229 def : MipsPat<(store (i32 0), addr:$dst), (SW_P8 ZERO, addr:$dst)>;
1233 multiclass BrcondPats<RegisterClass RC, Instruction BEQOp, Instruction BNEOp,
1234 Instruction SLTOp, Instruction SLTuOp, Instruction SLTiOp,
1235 Instruction SLTiuOp, Register ZEROReg> {
1236 def : MipsPat<(brcond (i32 (setne RC:$lhs, 0)), bb:$dst),
1237 (BNEOp RC:$lhs, ZEROReg, bb:$dst)>;
1238 def : MipsPat<(brcond (i32 (seteq RC:$lhs, 0)), bb:$dst),
1239 (BEQOp RC:$lhs, ZEROReg, bb:$dst)>;
1241 def : MipsPat<(brcond (i32 (setge RC:$lhs, RC:$rhs)), bb:$dst),
1242 (BEQ (SLTOp RC:$lhs, RC:$rhs), ZERO, bb:$dst)>;
1243 def : MipsPat<(brcond (i32 (setuge RC:$lhs, RC:$rhs)), bb:$dst),
1244 (BEQ (SLTuOp RC:$lhs, RC:$rhs), ZERO, bb:$dst)>;
1245 def : MipsPat<(brcond (i32 (setge RC:$lhs, immSExt16:$rhs)), bb:$dst),
1246 (BEQ (SLTiOp RC:$lhs, immSExt16:$rhs), ZERO, bb:$dst)>;
1247 def : MipsPat<(brcond (i32 (setuge RC:$lhs, immSExt16:$rhs)), bb:$dst),
1248 (BEQ (SLTiuOp RC:$lhs, immSExt16:$rhs), ZERO, bb:$dst)>;
1250 def : MipsPat<(brcond (i32 (setle RC:$lhs, RC:$rhs)), bb:$dst),
1251 (BEQ (SLTOp RC:$rhs, RC:$lhs), ZERO, bb:$dst)>;
1252 def : MipsPat<(brcond (i32 (setule RC:$lhs, RC:$rhs)), bb:$dst),
1253 (BEQ (SLTuOp RC:$rhs, RC:$lhs), ZERO, bb:$dst)>;
1255 def : MipsPat<(brcond RC:$cond, bb:$dst),
1256 (BNEOp RC:$cond, ZEROReg, bb:$dst)>;
1259 defm : BrcondPats<CPURegs, BEQ, BNE, SLT, SLTu, SLTi, SLTiu, ZERO>;
1262 multiclass SeteqPats<RegisterClass RC, Instruction SLTiuOp, Instruction XOROp,
1263 Instruction SLTuOp, Register ZEROReg> {
1264 def : MipsPat<(seteq RC:$lhs, RC:$rhs),
1265 (SLTiuOp (XOROp RC:$lhs, RC:$rhs), 1)>;
1266 def : MipsPat<(setne RC:$lhs, RC:$rhs),
1267 (SLTuOp ZEROReg, (XOROp RC:$lhs, RC:$rhs))>;
1270 multiclass SetlePats<RegisterClass RC, Instruction SLTOp, Instruction SLTuOp> {
1271 def : MipsPat<(setle RC:$lhs, RC:$rhs),
1272 (XORi (SLTOp RC:$rhs, RC:$lhs), 1)>;
1273 def : MipsPat<(setule RC:$lhs, RC:$rhs),
1274 (XORi (SLTuOp RC:$rhs, RC:$lhs), 1)>;
1277 multiclass SetgtPats<RegisterClass RC, Instruction SLTOp, Instruction SLTuOp> {
1278 def : MipsPat<(setgt RC:$lhs, RC:$rhs),
1279 (SLTOp RC:$rhs, RC:$lhs)>;
1280 def : MipsPat<(setugt RC:$lhs, RC:$rhs),
1281 (SLTuOp RC:$rhs, RC:$lhs)>;
1284 multiclass SetgePats<RegisterClass RC, Instruction SLTOp, Instruction SLTuOp> {
1285 def : MipsPat<(setge RC:$lhs, RC:$rhs),
1286 (XORi (SLTOp RC:$lhs, RC:$rhs), 1)>;
1287 def : MipsPat<(setuge RC:$lhs, RC:$rhs),
1288 (XORi (SLTuOp RC:$lhs, RC:$rhs), 1)>;
1291 multiclass SetgeImmPats<RegisterClass RC, Instruction SLTiOp,
1292 Instruction SLTiuOp> {
1293 def : MipsPat<(setge RC:$lhs, immSExt16:$rhs),
1294 (XORi (SLTiOp RC:$lhs, immSExt16:$rhs), 1)>;
1295 def : MipsPat<(setuge RC:$lhs, immSExt16:$rhs),
1296 (XORi (SLTiuOp RC:$lhs, immSExt16:$rhs), 1)>;
1299 defm : SeteqPats<CPURegs, SLTiu, XOR, SLTu, ZERO>;
1300 defm : SetlePats<CPURegs, SLT, SLTu>;
1301 defm : SetgtPats<CPURegs, SLT, SLTu>;
1302 defm : SetgePats<CPURegs, SLT, SLTu>;
1303 defm : SetgeImmPats<CPURegs, SLTi, SLTiu>;
1306 def : MipsPat<(bswap CPURegs:$rt), (ROTR (WSBH CPURegs:$rt), 16)>;
1308 // mflo/hi patterns.
1309 def : MipsPat<(i32 (ExtractLOHI ACRegs:$ac, imm:$lohi_idx)),
1310 (EXTRACT_SUBREG ACRegs:$ac, imm:$lohi_idx)>;
1312 // Load halfword/word patterns.
1313 let AddedComplexity = 40 in {
1314 let Predicates = [NotN64, HasStdEnc] in {
1315 def : LoadRegImmPat<LBu, i32, zextloadi8>;
1316 def : LoadRegImmPat<LH, i32, sextloadi16>;
1317 def : LoadRegImmPat<LW, i32, load>;
1319 let Predicates = [IsN64, HasStdEnc] in {
1320 def : LoadRegImmPat<LBu_P8, i32, zextloadi8>;
1321 def : LoadRegImmPat<LH_P8, i32, sextloadi16>;
1322 def : LoadRegImmPat<LW_P8, i32, load>;
1326 //===----------------------------------------------------------------------===//
1327 // Floating Point Support
1328 //===----------------------------------------------------------------------===//
1330 include "MipsInstrFPU.td"
1331 include "Mips64InstrInfo.td"
1332 include "MipsCondMov.td"
1337 include "Mips16InstrFormats.td"
1338 include "Mips16InstrInfo.td"
1341 include "MipsDSPInstrFormats.td"
1342 include "MipsDSPInstrInfo.td"
1345 include "MicroMipsInstrFormats.td"
1346 include "MicroMipsInstrInfo.td"