2 //***************************************************************************
4 // SparcInstrSelection.cpp
7 // BURS instruction selection for SPARC V9 architecture.
10 // 7/02/01 - Vikram Adve - Created
11 //**************************************************************************/
13 #include "SparcInternals.h"
14 #include "SparcInstrSelectionSupport.h"
15 #include "llvm/CodeGen/InstrSelectionSupport.h"
16 #include "llvm/CodeGen/MachineInstr.h"
17 #include "llvm/CodeGen/InstrForest.h"
18 #include "llvm/CodeGen/InstrSelection.h"
19 #include "llvm/DerivedTypes.h"
20 #include "llvm/iTerminators.h"
21 #include "llvm/iMemory.h"
22 #include "llvm/iOther.h"
23 #include "llvm/BasicBlock.h"
24 #include "llvm/Method.h"
25 #include "llvm/ConstantVals.h"
26 #include "Support/MathExtras.h"
30 //************************* Forward Declarations ***************************/
33 static void SetMemOperands_Internal (MachineInstr* minstr,
34 const InstructionNode* vmInstrNode,
36 Value* arrayOffsetVal,
37 const std::vector<Value*>& idxVec,
38 const TargetMachine& target);
41 //************************ Internal Functions ******************************/
44 static inline MachineOpCode
45 ChooseBprInstruction(const InstructionNode* instrNode)
49 Instruction* setCCInstr =
50 ((InstructionNode*) instrNode->leftChild())->getInstruction();
52 switch(setCCInstr->getOpcode())
54 case Instruction::SetEQ: opCode = BRZ; break;
55 case Instruction::SetNE: opCode = BRNZ; break;
56 case Instruction::SetLE: opCode = BRLEZ; break;
57 case Instruction::SetGE: opCode = BRGEZ; break;
58 case Instruction::SetLT: opCode = BRLZ; break;
59 case Instruction::SetGT: opCode = BRGZ; break;
61 assert(0 && "Unrecognized VM instruction!");
62 opCode = INVALID_OPCODE;
70 static inline MachineOpCode
71 ChooseBpccInstruction(const InstructionNode* instrNode,
72 const BinaryOperator* setCCInstr)
74 MachineOpCode opCode = INVALID_OPCODE;
76 bool isSigned = setCCInstr->getOperand(0)->getType()->isSigned();
80 switch(setCCInstr->getOpcode())
82 case Instruction::SetEQ: opCode = BE; break;
83 case Instruction::SetNE: opCode = BNE; break;
84 case Instruction::SetLE: opCode = BLE; break;
85 case Instruction::SetGE: opCode = BGE; break;
86 case Instruction::SetLT: opCode = BL; break;
87 case Instruction::SetGT: opCode = BG; break;
89 assert(0 && "Unrecognized VM instruction!");
95 switch(setCCInstr->getOpcode())
97 case Instruction::SetEQ: opCode = BE; break;
98 case Instruction::SetNE: opCode = BNE; break;
99 case Instruction::SetLE: opCode = BLEU; break;
100 case Instruction::SetGE: opCode = BCC; break;
101 case Instruction::SetLT: opCode = BCS; break;
102 case Instruction::SetGT: opCode = BGU; break;
104 assert(0 && "Unrecognized VM instruction!");
112 static inline MachineOpCode
113 ChooseBFpccInstruction(const InstructionNode* instrNode,
114 const BinaryOperator* setCCInstr)
116 MachineOpCode opCode = INVALID_OPCODE;
118 switch(setCCInstr->getOpcode())
120 case Instruction::SetEQ: opCode = FBE; break;
121 case Instruction::SetNE: opCode = FBNE; break;
122 case Instruction::SetLE: opCode = FBLE; break;
123 case Instruction::SetGE: opCode = FBGE; break;
124 case Instruction::SetLT: opCode = FBL; break;
125 case Instruction::SetGT: opCode = FBG; break;
127 assert(0 && "Unrecognized VM instruction!");
135 // Create a unique TmpInstruction for a boolean value,
136 // representing the CC register used by a branch on that value.
137 // For now, hack this using a little static cache of TmpInstructions.
138 // Eventually the entire BURG instruction selection should be put
139 // into a separate class that can hold such information.
140 // The static cache is not too bad because the memory for these
141 // TmpInstructions will be freed along with the rest of the Method anyway.
143 static TmpInstruction*
144 GetTmpForCC(Value* boolVal, const Method* method, const Type* ccType)
146 typedef std::hash_map<const Value*, TmpInstruction*> BoolTmpCache;
147 static BoolTmpCache boolToTmpCache; // Map boolVal -> TmpInstruction*
148 static const Method* lastMethod = NULL; // Use to flush cache between methods
150 assert(boolVal->getType() == Type::BoolTy && "Weird but ok! Delete assert");
152 if (lastMethod != method)
155 boolToTmpCache.clear();
158 // Look for tmpI and create a new one otherwise. The new value is
159 // directly written to map using the ref returned by operator[].
160 TmpInstruction*& tmpI = boolToTmpCache[boolVal];
162 tmpI = new TmpInstruction(TMP_INSTRUCTION_OPCODE, ccType, boolVal, NULL);
168 static inline MachineOpCode
169 ChooseBccInstruction(const InstructionNode* instrNode,
172 InstructionNode* setCCNode = (InstructionNode*) instrNode->leftChild();
173 BinaryOperator* setCCInstr = (BinaryOperator*) setCCNode->getInstruction();
174 const Type* setCCType = setCCInstr->getOperand(0)->getType();
176 isFPBranch = (setCCType == Type::FloatTy || setCCType == Type::DoubleTy);
179 return ChooseBFpccInstruction(instrNode, setCCInstr);
181 return ChooseBpccInstruction(instrNode, setCCInstr);
185 static inline MachineOpCode
186 ChooseMovFpccInstruction(const InstructionNode* instrNode)
188 MachineOpCode opCode = INVALID_OPCODE;
190 switch(instrNode->getInstruction()->getOpcode())
192 case Instruction::SetEQ: opCode = MOVFE; break;
193 case Instruction::SetNE: opCode = MOVFNE; break;
194 case Instruction::SetLE: opCode = MOVFLE; break;
195 case Instruction::SetGE: opCode = MOVFGE; break;
196 case Instruction::SetLT: opCode = MOVFL; break;
197 case Instruction::SetGT: opCode = MOVFG; break;
199 assert(0 && "Unrecognized VM instruction!");
207 // Assumes that SUBcc v1, v2 -> v3 has been executed.
208 // In most cases, we want to clear v3 and then follow it by instruction
210 // Set mustClearReg=false if v3 need not be cleared before conditional move.
211 // Set valueToMove=0 if we want to conditionally move 0 instead of 1
212 // (i.e., we want to test inverse of a condition)
213 // (The latter two cases do not seem to arise because SetNE needs nothing.)
216 ChooseMovpccAfterSub(const InstructionNode* instrNode,
220 MachineOpCode opCode = INVALID_OPCODE;
224 switch(instrNode->getInstruction()->getOpcode())
226 case Instruction::SetEQ: opCode = MOVE; break;
227 case Instruction::SetLE: opCode = MOVLE; break;
228 case Instruction::SetGE: opCode = MOVGE; break;
229 case Instruction::SetLT: opCode = MOVL; break;
230 case Instruction::SetGT: opCode = MOVG; break;
231 case Instruction::SetNE: assert(0 && "No move required!"); break;
232 default: assert(0 && "Unrecognized VM instr!"); break;
238 static inline MachineOpCode
239 ChooseConvertToFloatInstr(const InstructionNode* instrNode,
242 MachineOpCode opCode = INVALID_OPCODE;
244 switch(instrNode->getOpLabel())
247 if (opType == Type::SByteTy || opType == Type::ShortTy || opType == Type::IntTy)
249 else if (opType == Type::LongTy)
251 else if (opType == Type::DoubleTy)
253 else if (opType == Type::FloatTy)
256 assert(0 && "Cannot convert this type to FLOAT on SPARC");
260 // Use FXTOD for all integer-to-double conversions. This has to be
261 // consistent with the code in CreateCodeToCopyIntToFloat() since
262 // that will be used to load the integer into an FP register.
264 if (opType == Type::SByteTy || opType == Type::ShortTy ||
265 opType == Type::IntTy || opType == Type::LongTy)
267 else if (opType == Type::FloatTy)
269 else if (opType == Type::DoubleTy)
272 assert(0 && "Cannot convert this type to DOUBLE on SPARC");
282 static inline MachineOpCode
283 ChooseConvertToIntInstr(const InstructionNode* instrNode,
286 MachineOpCode opCode = INVALID_OPCODE;;
288 int instrType = (int) instrNode->getOpLabel();
290 if (instrType == ToSByteTy || instrType == ToShortTy || instrType == ToIntTy)
292 switch (opType->getPrimitiveID())
294 case Type::FloatTyID: opCode = FSTOI; break;
295 case Type::DoubleTyID: opCode = FDTOI; break;
297 assert(0 && "Non-numeric non-bool type cannot be converted to Int");
301 else if (instrType == ToLongTy)
303 switch (opType->getPrimitiveID())
305 case Type::FloatTyID: opCode = FSTOX; break;
306 case Type::DoubleTyID: opCode = FDTOX; break;
308 assert(0 && "Non-numeric non-bool type cannot be converted to Long");
313 assert(0 && "Should not get here, Mo!");
319 static inline MachineOpCode
320 ChooseAddInstructionByType(const Type* resultType)
322 MachineOpCode opCode = INVALID_OPCODE;
324 if (resultType->isIntegral() ||
325 resultType->isPointerType() ||
326 resultType->isLabelType() ||
327 isa<MethodType>(resultType) ||
328 resultType == Type::BoolTy)
333 switch(resultType->getPrimitiveID())
335 case Type::FloatTyID: opCode = FADDS; break;
336 case Type::DoubleTyID: opCode = FADDD; break;
337 default: assert(0 && "Invalid type for ADD instruction"); break;
344 static inline MachineOpCode
345 ChooseAddInstruction(const InstructionNode* instrNode)
347 return ChooseAddInstructionByType(instrNode->getInstruction()->getType());
351 static inline MachineInstr*
352 CreateMovFloatInstruction(const InstructionNode* instrNode,
353 const Type* resultType)
355 MachineInstr* minstr = new MachineInstr((resultType == Type::FloatTy)
357 minstr->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
358 instrNode->leftChild()->getValue());
359 minstr->SetMachineOperand(1, MachineOperand::MO_VirtualRegister,
360 instrNode->getValue());
364 static inline MachineInstr*
365 CreateAddConstInstruction(const InstructionNode* instrNode)
367 MachineInstr* minstr = NULL;
369 Value* constOp = ((InstrTreeNode*) instrNode->rightChild())->getValue();
370 assert(isa<Constant>(constOp));
372 // Cases worth optimizing are:
373 // (1) Add with 0 for float or double: use an FMOV of appropriate type,
374 // instead of an FADD (1 vs 3 cycles). There is no integer MOV.
376 const Type* resultType = instrNode->getInstruction()->getType();
378 if (resultType == Type::FloatTy ||
379 resultType == Type::DoubleTy)
381 double dval = cast<ConstantFP>(constOp)->getValue();
383 minstr = CreateMovFloatInstruction(instrNode, resultType);
390 static inline MachineOpCode
391 ChooseSubInstructionByType(const Type* resultType)
393 MachineOpCode opCode = INVALID_OPCODE;
395 if (resultType->isIntegral() ||
396 resultType->isPointerType())
401 switch(resultType->getPrimitiveID())
403 case Type::FloatTyID: opCode = FSUBS; break;
404 case Type::DoubleTyID: opCode = FSUBD; break;
405 default: assert(0 && "Invalid type for SUB instruction"); break;
412 static inline MachineInstr*
413 CreateSubConstInstruction(const InstructionNode* instrNode)
415 MachineInstr* minstr = NULL;
417 Value* constOp = ((InstrTreeNode*) instrNode->rightChild())->getValue();
418 assert(isa<Constant>(constOp));
420 // Cases worth optimizing are:
421 // (1) Sub with 0 for float or double: use an FMOV of appropriate type,
422 // instead of an FSUB (1 vs 3 cycles). There is no integer MOV.
424 const Type* resultType = instrNode->getInstruction()->getType();
426 if (resultType == Type::FloatTy ||
427 resultType == Type::DoubleTy)
429 double dval = cast<ConstantFP>(constOp)->getValue();
431 minstr = CreateMovFloatInstruction(instrNode, resultType);
438 static inline MachineOpCode
439 ChooseFcmpInstruction(const InstructionNode* instrNode)
441 MachineOpCode opCode = INVALID_OPCODE;
443 Value* operand = ((InstrTreeNode*) instrNode->leftChild())->getValue();
444 switch(operand->getType()->getPrimitiveID()) {
445 case Type::FloatTyID: opCode = FCMPS; break;
446 case Type::DoubleTyID: opCode = FCMPD; break;
447 default: assert(0 && "Invalid type for FCMP instruction"); break;
454 // Assumes that leftArg and rightArg are both cast instructions.
457 BothFloatToDouble(const InstructionNode* instrNode)
459 InstrTreeNode* leftArg = instrNode->leftChild();
460 InstrTreeNode* rightArg = instrNode->rightChild();
461 InstrTreeNode* leftArgArg = leftArg->leftChild();
462 InstrTreeNode* rightArgArg = rightArg->leftChild();
463 assert(leftArg->getValue()->getType() == rightArg->getValue()->getType());
465 // Check if both arguments are floats cast to double
466 return (leftArg->getValue()->getType() == Type::DoubleTy &&
467 leftArgArg->getValue()->getType() == Type::FloatTy &&
468 rightArgArg->getValue()->getType() == Type::FloatTy);
472 static inline MachineOpCode
473 ChooseMulInstructionByType(const Type* resultType)
475 MachineOpCode opCode = INVALID_OPCODE;
477 if (resultType->isIntegral())
480 switch(resultType->getPrimitiveID())
482 case Type::FloatTyID: opCode = FMULS; break;
483 case Type::DoubleTyID: opCode = FMULD; break;
484 default: assert(0 && "Invalid type for MUL instruction"); break;
491 static inline MachineOpCode
492 ChooseMulInstruction(const InstructionNode* instrNode,
495 if (checkCasts && BothFloatToDouble(instrNode))
498 // else use the regular multiply instructions
499 return ChooseMulInstructionByType(instrNode->getInstruction()->getType());
503 static inline MachineInstr*
504 CreateIntNegInstruction(TargetMachine& target,
507 MachineInstr* minstr = new MachineInstr(SUB);
508 minstr->SetMachineOperand(0, target.getRegInfo().getZeroRegNum());
509 minstr->SetMachineOperand(1, MachineOperand::MO_VirtualRegister, vreg);
510 minstr->SetMachineOperand(2, MachineOperand::MO_VirtualRegister, vreg);
515 static inline MachineInstr*
516 CreateMulConstInstruction(TargetMachine &target,
517 const InstructionNode* instrNode,
518 MachineInstr*& getMinstr2)
520 MachineInstr* minstr = NULL; // return NULL if we cannot exploit constant
521 getMinstr2 = NULL; // to create a cheaper instruction
523 Value* constOp = ((InstrTreeNode*) instrNode->rightChild())->getValue();
524 assert(isa<Constant>(constOp));
526 // Cases worth optimizing are:
527 // (1) Multiply by 0 or 1 for any type: replace with copy (ADD or FMOV)
528 // (2) Multiply by 2^x for integer types: replace with Shift
530 const Type* resultType = instrNode->getInstruction()->getType();
532 if (resultType->isIntegral() || resultType->isPointerType())
536 int64_t C = GetConstantValueAsSignedInt(constOp, isValidConst);
539 bool needNeg = false;
546 if (C == 0 || C == 1)
548 minstr = new MachineInstr(ADD);
551 minstr->SetMachineOperand(0,
552 target.getRegInfo().getZeroRegNum());
554 minstr->SetMachineOperand(0,MachineOperand::MO_VirtualRegister,
555 instrNode->leftChild()->getValue());
556 minstr->SetMachineOperand(1,target.getRegInfo().getZeroRegNum());
558 else if (IsPowerOf2(C, pow))
560 minstr = new MachineInstr((resultType == Type::LongTy)
562 minstr->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
563 instrNode->leftChild()->getValue());
564 minstr->SetMachineOperand(1, MachineOperand::MO_UnextendedImmed,
568 if (minstr && needNeg)
569 { // insert <reg = SUB 0, reg> after the instr to flip the sign
570 getMinstr2 = CreateIntNegInstruction(target,
571 instrNode->getValue());
577 if (resultType == Type::FloatTy ||
578 resultType == Type::DoubleTy)
580 double dval = cast<ConstantFP>(constOp)->getValue();
583 bool needNeg = (dval < 0);
585 MachineOpCode opCode = needNeg
586 ? (resultType == Type::FloatTy? FNEGS : FNEGD)
587 : (resultType == Type::FloatTy? FMOVS : FMOVD);
589 minstr = new MachineInstr(opCode);
590 minstr->SetMachineOperand(0,
591 MachineOperand::MO_VirtualRegister,
592 instrNode->leftChild()->getValue());
598 minstr->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,
599 instrNode->getValue());
605 // Generate a divide instruction for Div or Rem.
606 // For Rem, this assumes that the operand type will be signed if the result
607 // type is signed. This is correct because they must have the same sign.
609 static inline MachineOpCode
610 ChooseDivInstruction(TargetMachine &target,
611 const InstructionNode* instrNode)
613 MachineOpCode opCode = INVALID_OPCODE;
615 const Type* resultType = instrNode->getInstruction()->getType();
617 if (resultType->isIntegral())
618 opCode = resultType->isSigned()? SDIVX : UDIVX;
620 switch(resultType->getPrimitiveID())
622 case Type::FloatTyID: opCode = FDIVS; break;
623 case Type::DoubleTyID: opCode = FDIVD; break;
624 default: assert(0 && "Invalid type for DIV instruction"); break;
631 static inline MachineInstr*
632 CreateDivConstInstruction(TargetMachine &target,
633 const InstructionNode* instrNode,
634 MachineInstr*& getMinstr2)
636 MachineInstr* minstr = NULL;
639 Value* constOp = ((InstrTreeNode*) instrNode->rightChild())->getValue();
640 assert(isa<Constant>(constOp));
642 // Cases worth optimizing are:
643 // (1) Divide by 1 for any type: replace with copy (ADD or FMOV)
644 // (2) Divide by 2^x for integer types: replace with SR[L or A]{X}
646 const Type* resultType = instrNode->getInstruction()->getType();
648 if (resultType->isIntegral())
652 int64_t C = GetConstantValueAsSignedInt(constOp, isValidConst);
655 bool needNeg = false;
664 minstr = new MachineInstr(ADD);
665 minstr->SetMachineOperand(0,MachineOperand::MO_VirtualRegister,
666 instrNode->leftChild()->getValue());
667 minstr->SetMachineOperand(1,target.getRegInfo().getZeroRegNum());
669 else if (IsPowerOf2(C, pow))
671 MachineOpCode opCode= ((resultType->isSigned())
672 ? (resultType==Type::LongTy)? SRAX : SRA
673 : (resultType==Type::LongTy)? SRLX : SRL);
674 minstr = new MachineInstr(opCode);
675 minstr->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
676 instrNode->leftChild()->getValue());
677 minstr->SetMachineOperand(1, MachineOperand::MO_UnextendedImmed,
681 if (minstr && needNeg)
682 { // insert <reg = SUB 0, reg> after the instr to flip the sign
683 getMinstr2 = CreateIntNegInstruction(target,
684 instrNode->getValue());
690 if (resultType == Type::FloatTy ||
691 resultType == Type::DoubleTy)
693 double dval = cast<ConstantFP>(constOp)->getValue();
696 bool needNeg = (dval < 0);
698 MachineOpCode opCode = needNeg
699 ? (resultType == Type::FloatTy? FNEGS : FNEGD)
700 : (resultType == Type::FloatTy? FMOVS : FMOVD);
702 minstr = new MachineInstr(opCode);
703 minstr->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
704 instrNode->leftChild()->getValue());
710 minstr->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,
711 instrNode->getValue());
717 //------------------------------------------------------------------------
718 // Function SetOperandsForMemInstr
720 // Choose addressing mode for the given load or store instruction.
721 // Use [reg+reg] if it is an indexed reference, and the index offset is
722 // not a constant or if it cannot fit in the offset field.
723 // Use [reg+offset] in all other cases.
725 // This assumes that all array refs are "lowered" to one of these forms:
726 // %x = load (subarray*) ptr, constant ; single constant offset
727 // %x = load (subarray*) ptr, offsetVal ; single non-constant offset
728 // Generally, this should happen via strength reduction + LICM.
729 // Also, strength reduction should take care of using the same register for
730 // the loop index variable and an array index, when that is profitable.
731 //------------------------------------------------------------------------
734 SetOperandsForMemInstr(MachineInstr* minstr,
735 const InstructionNode* vmInstrNode,
736 const TargetMachine& target)
738 MemAccessInst* memInst = (MemAccessInst*) vmInstrNode->getInstruction();
740 // Variables to hold the index vector, ptr value, and offset value.
741 // The major work here is to extract these for all 3 instruction types
742 // and then call the common function SetMemOperands_Internal().
744 vector<Value*> idxVec;
746 Value* arrayOffsetVal = NULL;
748 // Test if a GetElemPtr instruction is being folded into this mem instrn.
749 // If so, it will be in the left child for Load and GetElemPtr,
750 // and in the right child for Store instructions.
752 InstrTreeNode* ptrChild = (vmInstrNode->getOpLabel() == Instruction::Store
753 ? vmInstrNode->rightChild()
754 : vmInstrNode->leftChild());
756 if (ptrChild->getOpLabel() == Instruction::GetElementPtr ||
757 ptrChild->getOpLabel() == GetElemPtrIdx)
759 // There is a GetElemPtr instruction and there may be a chain of
760 // more than one. Use the pointer value of the last one in the chain.
761 // Fold the index vectors from the entire chain and from the mem
762 // instruction into one single index vector.
763 // Finally, we never fold for an array instruction so make that NULL.
765 ptrVal = FoldGetElemChain((InstructionNode*) ptrChild, idxVec);
766 idxVec.insert(idxVec.end(), memInst->idx_begin(), memInst->idx_end());
767 assert(!((PointerType*)ptrVal->getType())->getElementType()->isArrayType()
768 && "GetElemPtr cannot be folded into array refs in selection");
772 // There is no GetElemPtr instruction.
773 // Use the pointer value and the index vector from the Mem instruction.
774 // If it is an array reference, check that it has been lowered to
775 // at most a single offset, then get the array offset value.
777 ptrVal = memInst->getPointerOperand();
779 const Type* opType = cast<PointerType>(ptrVal->getType())->getElementType();
780 if (opType->isArrayType())
782 assert((memInst->getNumOperands()
783 == (unsigned) 1 + memInst->getFirstIndexOperandNumber())
784 && "Array refs must be lowered before Instruction Selection");
785 arrayOffsetVal = * memInst->idx_begin();
789 SetMemOperands_Internal(minstr, vmInstrNode, ptrVal, arrayOffsetVal,
795 SetMemOperands_Internal(MachineInstr* minstr,
796 const InstructionNode* vmInstrNode,
798 Value* arrayOffsetVal,
799 const vector<Value*>& idxVec,
800 const TargetMachine& target)
802 MemAccessInst* memInst = (MemAccessInst*) vmInstrNode->getInstruction();
804 // Initialize so we default to storing the offset in a register.
805 int64_t smallConstOffset = 0;
806 Value* valueForRegOffset = NULL;
807 MachineOperand::MachineOperandType offsetOpType =MachineOperand::MO_VirtualRegister;
809 // Check if there is an index vector and if so, if it translates to
810 // a small enough constant to fit in the immediate-offset field.
812 if (idxVec.size() > 0)
814 bool isConstantOffset = false;
817 const PointerType* ptrType = (PointerType*) ptrVal->getType();
819 if (ptrType->getElementType()->isStructType())
821 // the offset is always constant for structs
822 isConstantOffset = true;
824 // Compute the offset value using the index vector
825 offset = target.DataLayout.getIndexedOffset(ptrType, idxVec);
829 // It must be an array ref. Check if the offset is a constant,
830 // and that the indexing has been lowered to a single offset.
832 assert(isa<SequentialType>(ptrType->getElementType()));
833 assert(arrayOffsetVal != NULL
834 && "Expect to be given Value* for array offsets");
836 if (Constant *CPV = dyn_cast<Constant>(arrayOffsetVal))
838 isConstantOffset = true; // always constant for structs
839 assert(arrayOffsetVal->getType()->isIntegral());
840 offset = (CPV->getType()->isSigned()
841 ? cast<ConstantSInt>(CPV)->getValue()
842 : (int64_t) cast<ConstantUInt>(CPV)->getValue());
846 valueForRegOffset = arrayOffsetVal;
850 if (isConstantOffset)
852 // create a virtual register for the constant
853 valueForRegOffset = ConstantSInt::get(Type::IntTy, offset);
858 offsetOpType = MachineOperand::MO_SignExtendedImmed;
859 smallConstOffset = 0;
862 // Operand 0 is value for STORE, ptr for LOAD or GET_ELEMENT_PTR
863 // It is the left child in the instruction tree in all cases.
864 Value* leftVal = vmInstrNode->leftChild()->getValue();
865 minstr->SetMachineOperand(0, MachineOperand::MO_VirtualRegister, leftVal);
867 // Operand 1 is ptr for STORE, offset for LOAD or GET_ELEMENT_PTR
868 // Operand 2 is offset for STORE, result reg for LOAD or GET_ELEMENT_PTR
870 unsigned offsetOpNum = (memInst->getOpcode() == Instruction::Store)? 2 : 1;
871 if (offsetOpType == MachineOperand::MO_VirtualRegister)
873 assert(valueForRegOffset != NULL);
874 minstr->SetMachineOperand(offsetOpNum, offsetOpType, valueForRegOffset);
877 minstr->SetMachineOperand(offsetOpNum, offsetOpType, smallConstOffset);
879 if (memInst->getOpcode() == Instruction::Store)
880 minstr->SetMachineOperand(1, MachineOperand::MO_VirtualRegister, ptrVal);
882 minstr->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,
883 vmInstrNode->getValue());
888 // Substitute operand `operandNum' of the instruction in node `treeNode'
889 // in place of the use(s) of that instruction in node `parent'.
890 // Check both explicit and implicit operands!
893 ForwardOperand(InstructionNode* treeNode,
894 InstrTreeNode* parent,
897 assert(treeNode && parent && "Invalid invocation of ForwardOperand");
899 Instruction* unusedOp = treeNode->getInstruction();
900 Value* fwdOp = unusedOp->getOperand(operandNum);
902 // The parent itself may be a list node, so find the real parent instruction
903 while (parent->getNodeType() != InstrTreeNode::NTInstructionNode)
905 parent = parent->parent();
906 assert(parent && "ERROR: Non-instruction node has no parent in tree.");
908 InstructionNode* parentInstrNode = (InstructionNode*) parent;
910 Instruction* userInstr = parentInstrNode->getInstruction();
911 MachineCodeForVMInstr& mvec = userInstr->getMachineInstrVec();
912 for (unsigned i=0, N=mvec.size(); i < N; i++)
914 MachineInstr* minstr = mvec[i];
916 for (unsigned i=0, numOps=minstr->getNumOperands(); i < numOps; ++i)
918 const MachineOperand& mop = minstr->getOperand(i);
919 if (mop.getOperandType() == MachineOperand::MO_VirtualRegister &&
920 mop.getVRegValue() == unusedOp)
922 minstr->SetMachineOperand(i, MachineOperand::MO_VirtualRegister,
927 for (unsigned i=0, numOps=minstr->getNumImplicitRefs(); i < numOps; ++i)
928 if (minstr->getImplicitRef(i) == unusedOp)
929 minstr->setImplicitRef(i, fwdOp, minstr->implicitRefIsDefined(i));
935 void UltraSparcInstrInfo::
936 CreateCopyInstructionsByType(const TargetMachine& target,
939 vector<MachineInstr*>& minstrVec) const
941 bool loadConstantToReg = false;
943 const Type* resultType = dest->getType();
945 MachineOpCode opCode = ChooseAddInstructionByType(resultType);
946 if (opCode == INVALID_OPCODE)
948 assert(0 && "Unsupported result type in CreateCopyInstructionsByType()");
952 // if `src' is a constant that doesn't fit in the immed field or if it is
953 // a global variable (i.e., a constant address), generate a load
954 // instruction instead of an add
956 if (isa<Constant>(src))
958 unsigned int machineRegNum;
960 MachineOperand::MachineOperandType opType =
961 ChooseRegOrImmed(src, opCode, target, /*canUseImmed*/ true,
962 machineRegNum, immedValue);
964 if (opType == MachineOperand::MO_VirtualRegister)
965 loadConstantToReg = true;
967 else if (isa<GlobalValue>(src))
968 loadConstantToReg = true;
970 if (loadConstantToReg)
971 { // `src' is constant and cannot fit in immed field for the ADD
972 // Insert instructions to "load" the constant into a register
973 vector<TmpInstruction*> tempVec;
974 target.getInstrInfo().CreateCodeToLoadConst(src,dest,minstrVec,tempVec);
975 for (unsigned i=0; i < tempVec.size(); i++)
976 dest->getMachineInstrVec().addTempValue(tempVec[i]);
979 { // Create the appropriate add instruction.
980 // Make `src' the second operand, in case it is a constant
981 // Use (unsigned long) 0 for a NULL pointer value.
983 const Type* nullValueType =
984 (resultType->getPrimitiveID() == Type::PointerTyID)? Type::ULongTy
986 MachineInstr* minstr = new MachineInstr(opCode);
987 minstr->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
988 Constant::getNullConstant(nullValueType));
989 minstr->SetMachineOperand(1, MachineOperand::MO_VirtualRegister, src);
990 minstr->SetMachineOperand(2, MachineOperand::MO_VirtualRegister, dest);
991 minstrVec.push_back(minstr);
997 //******************* Externally Visible Functions *************************/
1000 //------------------------------------------------------------------------
1001 // External Function: GetInstructionsForProlog
1002 // External Function: GetInstructionsForEpilog
1005 // Create prolog and epilog code for procedure entry and exit
1006 //------------------------------------------------------------------------
1009 GetInstructionsForProlog(BasicBlock* entryBB,
1010 TargetMachine &target,
1011 MachineInstr** mvec)
1013 const MachineFrameInfo& frameInfo = target.getFrameInfo();
1015 // The second operand is the stack size. If it does not fit in the
1016 // immediate field, we either have to find an unused register in the
1017 // caller's window or move some elements to the dynamically allocated
1018 // area of the stack frame (just above save area and method args).
1019 Method* method = entryBB->getParent();
1020 MachineCodeForMethod& mcInfo = MachineCodeForMethod::get(method);
1021 unsigned int staticStackSize = mcInfo.getStaticStackSize();
1023 if (staticStackSize < (unsigned) frameInfo.getMinStackFrameSize())
1024 staticStackSize = (unsigned) frameInfo.getMinStackFrameSize();
1026 if (unsigned padsz = (staticStackSize %
1027 (unsigned) frameInfo.getStackFrameSizeAlignment()))
1028 staticStackSize += frameInfo.getStackFrameSizeAlignment() - padsz;
1030 assert(target.getInstrInfo().constantFitsInImmedField(SAVE, staticStackSize)
1031 && "Stack size too large for immediate field of SAVE instruction. Need additional work as described in the comment above");
1033 mvec[0] = new MachineInstr(SAVE);
1034 mvec[0]->SetMachineOperand(0, target.getRegInfo().getStackPointer());
1035 mvec[0]->SetMachineOperand(1, MachineOperand::MO_SignExtendedImmed,
1036 - (int) staticStackSize);
1037 mvec[0]->SetMachineOperand(2, target.getRegInfo().getStackPointer());
1044 GetInstructionsForEpilog(BasicBlock* anExitBB,
1045 TargetMachine &target,
1046 MachineInstr** mvec)
1048 mvec[0] = new MachineInstr(RESTORE);
1049 mvec[0]->SetMachineOperand(0, target.getRegInfo().getZeroRegNum());
1050 mvec[0]->SetMachineOperand(1, MachineOperand::MO_SignExtendedImmed,
1052 mvec[0]->SetMachineOperand(2, target.getRegInfo().getZeroRegNum());
1058 //------------------------------------------------------------------------
1059 // External Function: ThisIsAChainRule
1062 // Check if a given BURG rule is a chain rule.
1063 //------------------------------------------------------------------------
1066 ThisIsAChainRule(int eruleno)
1070 case 111: // stmt: reg
1071 case 113: // stmt: bool
1093 return false; break;
1098 //------------------------------------------------------------------------
1099 // External Function: GetInstructionsByRule
1102 // Choose machine instructions for the SPARC according to the
1103 // patterns chosen by the BURG-generated parser.
1104 //------------------------------------------------------------------------
1107 GetInstructionsByRule(InstructionNode* subtreeRoot,
1110 TargetMachine &target,
1111 MachineInstr** mvec)
1113 int numInstr = 1; // initialize for common case
1114 bool checkCast = false; // initialize here to use fall-through
1116 int forwardOperandNum = -1;
1118 for (unsigned i=0; i < MAX_INSTR_PER_VMINSTR; i++)
1122 // Let's check for chain rules outside the switch so that we don't have
1123 // to duplicate the list of chain rule production numbers here again
1125 if (ThisIsAChainRule(ruleForNode))
1127 // Chain rules have a single nonterminal on the RHS.
1128 // Get the rule that matches the RHS non-terminal and use that instead.
1130 assert(nts[0] && ! nts[1]
1131 && "A chain rule should have only one RHS non-terminal!");
1132 nextRule = burm_rule(subtreeRoot->state, nts[0]);
1133 nts = burm_nts[nextRule];
1134 numInstr = GetInstructionsByRule(subtreeRoot, nextRule, nts,target,mvec);
1138 switch(ruleForNode) {
1139 case 1: // stmt: Ret
1140 case 2: // stmt: RetValue(reg)
1141 { // NOTE: Prepass of register allocation is responsible
1142 // for moving return value to appropriate register.
1143 // Mark the return-address register as a hidden virtual reg.
1144 // Mark the return value register as an implicit ref of
1145 // the machine instruction.
1146 // Finally put a NOP in the delay slot.
1147 ReturnInst *returnInstr =
1148 cast<ReturnInst>(subtreeRoot->getInstruction());
1149 assert(returnInstr->getOpcode() == Instruction::Ret);
1150 Method* method = returnInstr->getParent()->getParent();
1152 Instruction* returnReg = new TmpInstruction(TMP_INSTRUCTION_OPCODE,
1154 returnInstr->getMachineInstrVec().addTempValue(returnReg);
1156 mvec[0] = new MachineInstr(JMPLRET);
1157 mvec[0]->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
1159 mvec[0]->SetMachineOperand(1, MachineOperand::MO_SignExtendedImmed,
1161 mvec[0]->SetMachineOperand(2, target.getRegInfo().getZeroRegNum());
1163 if (returnInstr->getReturnValue() != NULL)
1164 mvec[0]->addImplicitRef(returnInstr->getReturnValue());
1166 unsigned n = numInstr++; // delay slot
1167 mvec[n] = new MachineInstr(NOP);
1172 case 3: // stmt: Store(reg,reg)
1173 case 4: // stmt: Store(reg,ptrreg)
1174 mvec[0] = new MachineInstr(
1175 ChooseStoreInstruction(
1176 subtreeRoot->leftChild()->getValue()->getType()));
1177 SetOperandsForMemInstr(mvec[0], subtreeRoot, target);
1180 case 5: // stmt: BrUncond
1181 mvec[0] = new MachineInstr(BA);
1182 mvec[0]->SetMachineOperand(0, MachineOperand::MO_CCRegister,
1184 mvec[0]->SetMachineOperand(1, MachineOperand::MO_PCRelativeDisp,
1185 cast<BranchInst>(subtreeRoot->getInstruction())->getSuccessor(0));
1188 mvec[numInstr++] = new MachineInstr(NOP);
1191 case 206: // stmt: BrCond(setCCconst)
1192 { // setCCconst => boolean was computed with `%b = setCC type reg1 const'
1193 // If the constant is ZERO, we can use the branch-on-integer-register
1194 // instructions and avoid the SUBcc instruction entirely.
1195 // Otherwise this is just the same as case 5, so just fall through.
1197 InstrTreeNode* constNode = subtreeRoot->leftChild()->rightChild();
1199 constNode->getNodeType() ==InstrTreeNode::NTConstNode);
1200 Constant *constVal = cast<Constant>(constNode->getValue());
1203 if ((constVal->getType()->isIntegral()
1204 || constVal->getType()->isPointerType())
1205 && GetConstantValueAsSignedInt(constVal, isValidConst) == 0
1208 BranchInst* brInst=cast<BranchInst>(subtreeRoot->getInstruction());
1210 // That constant is a zero after all...
1211 // Use the left child of setCC as the first argument!
1212 mvec[0] = new MachineInstr(ChooseBprInstruction(subtreeRoot));
1213 mvec[0]->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
1214 subtreeRoot->leftChild()->leftChild()->getValue());
1215 mvec[0]->SetMachineOperand(1, MachineOperand::MO_PCRelativeDisp,
1216 brInst->getSuccessor(0));
1219 mvec[numInstr++] = new MachineInstr(NOP);
1223 mvec[n] = new MachineInstr(BA);
1224 mvec[n]->SetMachineOperand(0, MachineOperand::MO_CCRegister,
1226 mvec[n]->SetMachineOperand(1, MachineOperand::MO_PCRelativeDisp,
1227 brInst->getSuccessor(1));
1230 mvec[numInstr++] = new MachineInstr(NOP);
1234 // ELSE FALL THROUGH
1237 case 6: // stmt: BrCond(bool)
1238 { // bool => boolean was computed with some boolean operator
1239 // (SetCC, Not, ...). We need to check whether the type was a FP,
1240 // signed int or unsigned int, and check the branching condition in
1241 // order to choose the branch to use.
1242 // If it is an integer CC, we also need to find the unique
1243 // TmpInstruction representing that CC.
1245 BranchInst* brInst = cast<BranchInst>(subtreeRoot->getInstruction());
1247 mvec[0] = new MachineInstr(ChooseBccInstruction(subtreeRoot,
1250 Value* ccValue = GetTmpForCC(subtreeRoot->leftChild()->getValue(),
1251 brInst->getParent()->getParent(),
1252 isFPBranch? Type::FloatTy : Type::IntTy);
1254 mvec[0]->SetMachineOperand(0, MachineOperand::MO_CCRegister, ccValue);
1255 mvec[0]->SetMachineOperand(1, MachineOperand::MO_PCRelativeDisp,
1256 brInst->getSuccessor(0));
1259 mvec[numInstr++] = new MachineInstr(NOP);
1263 mvec[n] = new MachineInstr(BA);
1264 mvec[n]->SetMachineOperand(0, MachineOperand::MO_CCRegister,
1266 mvec[n]->SetMachineOperand(1, MachineOperand::MO_PCRelativeDisp,
1267 brInst->getSuccessor(1));
1270 mvec[numInstr++] = new MachineInstr(NOP);
1274 case 208: // stmt: BrCond(boolconst)
1276 // boolconst => boolean is a constant; use BA to first or second label
1277 Constant* constVal =
1278 cast<Constant>(subtreeRoot->leftChild()->getValue());
1279 unsigned dest = cast<ConstantBool>(constVal)->getValue()? 0 : 1;
1281 mvec[0] = new MachineInstr(BA);
1282 mvec[0]->SetMachineOperand(0, MachineOperand::MO_CCRegister,
1284 mvec[0]->SetMachineOperand(1, MachineOperand::MO_PCRelativeDisp,
1285 ((BranchInst*) subtreeRoot->getInstruction())->getSuccessor(dest));
1288 mvec[numInstr++] = new MachineInstr(NOP);
1292 case 8: // stmt: BrCond(boolreg)
1293 { // boolreg => boolean is stored in an existing register.
1294 // Just use the branch-on-integer-register instruction!
1296 mvec[0] = new MachineInstr(BRNZ);
1297 mvec[0]->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
1298 subtreeRoot->leftChild()->getValue());
1299 mvec[0]->SetMachineOperand(1, MachineOperand::MO_PCRelativeDisp,
1300 ((BranchInst*) subtreeRoot->getInstruction())->getSuccessor(0));
1303 mvec[numInstr++] = new MachineInstr(NOP); // delay slot
1307 mvec[n] = new MachineInstr(BA);
1308 mvec[n]->SetMachineOperand(0, MachineOperand::MO_CCRegister,
1310 mvec[n]->SetMachineOperand(1, MachineOperand::MO_PCRelativeDisp,
1311 ((BranchInst*) subtreeRoot->getInstruction())->getSuccessor(1));
1314 mvec[numInstr++] = new MachineInstr(NOP);
1318 case 9: // stmt: Switch(reg)
1319 assert(0 && "*** SWITCH instruction is not implemented yet.");
1323 case 10: // reg: VRegList(reg, reg)
1324 assert(0 && "VRegList should never be the topmost non-chain rule");
1327 case 21: // bool: Not(bool): Both these are implemented as:
1328 case 321: // reg: BNot(reg) : reg = reg XOR-NOT 0
1329 mvec[0] = new MachineInstr(XNOR);
1330 mvec[0]->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
1331 subtreeRoot->leftChild()->getValue());
1332 mvec[0]->SetMachineOperand(1, target.getRegInfo().getZeroRegNum());
1333 mvec[0]->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,
1334 subtreeRoot->getValue());
1337 case 322: // reg: ToBoolTy(bool):
1338 case 22: // reg: ToBoolTy(reg):
1340 const Type* opType = subtreeRoot->leftChild()->getValue()->getType();
1341 assert(opType->isIntegral() || opType->isPointerType()
1342 || opType == Type::BoolTy);
1344 forwardOperandNum = 0;
1348 case 23: // reg: ToUByteTy(reg)
1349 case 25: // reg: ToUShortTy(reg)
1350 case 27: // reg: ToUIntTy(reg)
1351 case 29: // reg: ToULongTy(reg)
1353 const Type* opType = subtreeRoot->leftChild()->getValue()->getType();
1354 assert(opType->isIntegral() ||
1355 opType->isPointerType() ||
1356 opType == Type::BoolTy && "Cast is illegal for other types");
1358 forwardOperandNum = 0;
1362 case 24: // reg: ToSByteTy(reg)
1363 case 26: // reg: ToShortTy(reg)
1364 case 28: // reg: ToIntTy(reg)
1365 case 30: // reg: ToLongTy(reg)
1367 const Type* opType = subtreeRoot->leftChild()->getValue()->getType();
1368 if (opType->isIntegral()
1369 || opType->isPointerType()
1370 || opType == Type::BoolTy)
1373 forwardOperandNum = 0;
1377 // If the source operand is an FP type, the int result must be
1378 // copied from float to int register via memory!
1379 Instruction *dest = subtreeRoot->getInstruction();
1380 Value* leftVal = subtreeRoot->leftChild()->getValue();
1382 vector<MachineInstr*> minstrVec;
1384 if (opType == Type::FloatTy || opType == Type::DoubleTy)
1386 // Create a temporary to represent the INT register
1387 // into which the FP value will be copied via memory.
1388 // The type of this temporary will determine the FP
1389 // register used: single-prec for a 32-bit int or smaller,
1390 // double-prec for a 64-bit int.
1392 const Type* destTypeToUse =
1393 (dest->getType() == Type::LongTy)? Type::DoubleTy
1395 destForCast = new TmpInstruction(TMP_INSTRUCTION_OPCODE,
1396 destTypeToUse, leftVal, NULL);
1397 dest->getMachineInstrVec().addTempValue(destForCast);
1399 vector<TmpInstruction*> tempVec;
1400 target.getInstrInfo().CreateCodeToCopyFloatToInt(
1401 dest->getParent()->getParent(),
1402 (TmpInstruction*) destForCast, dest,
1403 minstrVec, tempVec, target);
1405 for (unsigned i=0; i < tempVec.size(); ++i)
1406 dest->getMachineInstrVec().addTempValue(tempVec[i]);
1409 destForCast = leftVal;
1411 MachineOpCode opCode=ChooseConvertToIntInstr(subtreeRoot, opType);
1412 assert(opCode != INVALID_OPCODE && "Expected to need conversion!");
1414 mvec[0] = new MachineInstr(opCode);
1415 mvec[0]->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
1417 mvec[0]->SetMachineOperand(1, MachineOperand::MO_VirtualRegister,
1420 assert(numInstr == 1 && "Should be initialized to 1 at the top");
1421 for (unsigned i=0; i < minstrVec.size(); ++i)
1422 mvec[numInstr++] = minstrVec[i];
1427 case 31: // reg: ToFloatTy(reg):
1428 case 32: // reg: ToDoubleTy(reg):
1429 case 232: // reg: ToDoubleTy(Constant):
1431 // If this instruction has a parent (a user) in the tree
1432 // and the user is translated as an FsMULd instruction,
1433 // then the cast is unnecessary. So check that first.
1434 // In the future, we'll want to do the same for the FdMULq instruction,
1435 // so do the check here instead of only for ToFloatTy(reg).
1437 if (subtreeRoot->parent() != NULL &&
1438 ((InstructionNode*) subtreeRoot->parent())->getInstruction()->getMachineInstrVec()[0]->getOpCode() == FSMULD)
1441 forwardOperandNum = 0;
1445 Value* leftVal = subtreeRoot->leftChild()->getValue();
1446 const Type* opType = leftVal->getType();
1447 MachineOpCode opCode=ChooseConvertToFloatInstr(subtreeRoot,opType);
1448 if (opCode == INVALID_OPCODE) // no conversion needed
1451 forwardOperandNum = 0;
1455 // If the source operand is a non-FP type it must be
1456 // first copied from int to float register via memory!
1457 Instruction *dest = subtreeRoot->getInstruction();
1460 if (opType != Type::FloatTy && opType != Type::DoubleTy)
1462 // Create a temporary to represent the FP register
1463 // into which the integer will be copied via memory.
1464 // The type of this temporary will determine the FP
1465 // register used: single-prec for a 32-bit int or smaller,
1466 // double-prec for a 64-bit int.
1468 const Type* srcTypeToUse =
1469 (leftVal->getType() == Type::LongTy)? Type::DoubleTy
1472 srcForCast = new TmpInstruction(TMP_INSTRUCTION_OPCODE,
1473 srcTypeToUse, dest, NULL);
1474 dest->getMachineInstrVec().addTempValue(srcForCast);
1476 vector<MachineInstr*> minstrVec;
1477 vector<TmpInstruction*> tempVec;
1478 target.getInstrInfo().CreateCodeToCopyIntToFloat(
1479 dest->getParent()->getParent(),
1480 leftVal, (TmpInstruction*) srcForCast,
1481 minstrVec, tempVec, target);
1483 for (unsigned i=0; i < minstrVec.size(); ++i)
1484 mvec[n++] = minstrVec[i];
1486 for (unsigned i=0; i < tempVec.size(); ++i)
1487 dest->getMachineInstrVec().addTempValue(tempVec[i]);
1490 srcForCast = leftVal;
1492 MachineInstr* castI = new MachineInstr(opCode);
1493 castI->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
1495 castI->SetMachineOperand(1, MachineOperand::MO_VirtualRegister,
1503 case 19: // reg: ToArrayTy(reg):
1504 case 20: // reg: ToPointerTy(reg):
1506 forwardOperandNum = 0;
1509 case 233: // reg: Add(reg, Constant)
1510 mvec[0] = CreateAddConstInstruction(subtreeRoot);
1511 if (mvec[0] != NULL)
1513 // ELSE FALL THROUGH
1515 case 33: // reg: Add(reg, reg)
1516 mvec[0] = new MachineInstr(ChooseAddInstruction(subtreeRoot));
1517 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1520 case 234: // reg: Sub(reg, Constant)
1521 mvec[0] = CreateSubConstInstruction(subtreeRoot);
1522 if (mvec[0] != NULL)
1524 // ELSE FALL THROUGH
1526 case 34: // reg: Sub(reg, reg)
1527 mvec[0] = new MachineInstr(ChooseSubInstructionByType(
1528 subtreeRoot->getInstruction()->getType()));
1529 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1532 case 135: // reg: Mul(todouble, todouble)
1536 case 35: // reg: Mul(reg, reg)
1537 mvec[0] =new MachineInstr(ChooseMulInstruction(subtreeRoot,checkCast));
1538 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1541 case 335: // reg: Mul(todouble, todoubleConst)
1545 case 235: // reg: Mul(reg, Constant)
1546 mvec[0] = CreateMulConstInstruction(target, subtreeRoot, mvec[1]);
1547 if (mvec[0] == NULL)
1549 mvec[0] = new MachineInstr(ChooseMulInstruction(subtreeRoot,
1551 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1554 if (mvec[1] != NULL)
1558 case 236: // reg: Div(reg, Constant)
1559 mvec[0] = CreateDivConstInstruction(target, subtreeRoot, mvec[1]);
1560 if (mvec[0] != NULL)
1562 if (mvec[1] != NULL)
1566 // ELSE FALL THROUGH
1568 case 36: // reg: Div(reg, reg)
1569 mvec[0] = new MachineInstr(ChooseDivInstruction(target, subtreeRoot));
1570 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1573 case 37: // reg: Rem(reg, reg)
1574 case 237: // reg: Rem(reg, Constant)
1576 Instruction* remInstr = subtreeRoot->getInstruction();
1578 TmpInstruction* quot = new TmpInstruction(TMP_INSTRUCTION_OPCODE,
1579 subtreeRoot->leftChild()->getValue(),
1580 subtreeRoot->rightChild()->getValue());
1581 TmpInstruction* prod = new TmpInstruction(TMP_INSTRUCTION_OPCODE,
1583 subtreeRoot->rightChild()->getValue());
1584 remInstr->getMachineInstrVec().addTempValue(quot);
1585 remInstr->getMachineInstrVec().addTempValue(prod);
1587 mvec[0] = new MachineInstr(ChooseDivInstruction(target, subtreeRoot));
1588 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1589 mvec[0]->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,quot);
1592 mvec[n] = new MachineInstr(ChooseMulInstructionByType(
1593 subtreeRoot->getInstruction()->getType()));
1594 mvec[n]->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,quot);
1595 mvec[n]->SetMachineOperand(1, MachineOperand::MO_VirtualRegister,
1596 subtreeRoot->rightChild()->getValue());
1597 mvec[n]->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,prod);
1600 mvec[n] = new MachineInstr(ChooseSubInstructionByType(
1601 subtreeRoot->getInstruction()->getType()));
1602 Set3OperandsFromInstr(mvec[n], subtreeRoot, target);
1603 mvec[n]->SetMachineOperand(1, MachineOperand::MO_VirtualRegister,prod);
1608 case 38: // bool: And(bool, bool)
1609 case 238: // bool: And(bool, boolconst)
1610 case 338: // reg : BAnd(reg, reg)
1611 case 538: // reg : BAnd(reg, Constant)
1612 mvec[0] = new MachineInstr(AND);
1613 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1616 case 138: // bool: And(bool, not)
1617 case 438: // bool: BAnd(bool, not)
1618 mvec[0] = new MachineInstr(ANDN);
1619 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1622 case 39: // bool: Or(bool, bool)
1623 case 239: // bool: Or(bool, boolconst)
1624 case 339: // reg : BOr(reg, reg)
1625 case 539: // reg : BOr(reg, Constant)
1626 mvec[0] = new MachineInstr(ORN);
1627 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1630 case 139: // bool: Or(bool, not)
1631 case 439: // bool: BOr(bool, not)
1632 mvec[0] = new MachineInstr(ORN);
1633 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1636 case 40: // bool: Xor(bool, bool)
1637 case 240: // bool: Xor(bool, boolconst)
1638 case 340: // reg : BXor(reg, reg)
1639 case 540: // reg : BXor(reg, Constant)
1640 mvec[0] = new MachineInstr(XOR);
1641 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1644 case 140: // bool: Xor(bool, not)
1645 case 440: // bool: BXor(bool, not)
1646 mvec[0] = new MachineInstr(XNOR);
1647 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1650 case 41: // boolconst: SetCC(reg, Constant)
1651 // Check if this is an integer comparison, and
1652 // there is a parent, and the parent decided to use
1653 // a branch-on-integer-register instead of branch-on-condition-code.
1654 // If so, the SUBcc instruction is not required.
1655 // (However, we must still check for constants to be loaded from
1656 // the constant pool so that such a load can be associated with
1657 // this instruction.)
1659 // Otherwise this is just the same as case 42, so just fall through.
1661 if ((subtreeRoot->leftChild()->getValue()->getType()->isIntegral() ||
1662 subtreeRoot->leftChild()->getValue()->getType()->isPointerType())
1663 && subtreeRoot->parent() != NULL)
1665 InstructionNode* parent = (InstructionNode*) subtreeRoot->parent();
1666 assert(parent->getNodeType() == InstrTreeNode::NTInstructionNode);
1667 const vector<MachineInstr*>&
1668 minstrVec = parent->getInstruction()->getMachineInstrVec();
1669 MachineOpCode parentOpCode;
1670 if (parent->getInstruction()->getOpcode() == Instruction::Br &&
1671 (parentOpCode = minstrVec[0]->getOpCode()) >= BRZ &&
1672 parentOpCode <= BRGEZ)
1674 numInstr = 0; // don't forward the operand!
1678 // ELSE FALL THROUGH
1680 case 42: // bool: SetCC(reg, reg):
1682 // This generates a SUBCC instruction, putting the difference in
1683 // a result register, and setting a condition code.
1685 // If the boolean result of the SetCC is used by anything other
1686 // than a single branch instruction, the boolean must be
1687 // computed and stored in the result register. Otherwise, discard
1688 // the difference (by using %g0) and keep only the condition code.
1690 // To compute the boolean result in a register we use a conditional
1691 // move, unless the result of the SUBCC instruction can be used as
1692 // the bool! This assumes that zero is FALSE and any non-zero
1695 InstructionNode* parentNode = (InstructionNode*) subtreeRoot->parent();
1696 Instruction* setCCInstr = subtreeRoot->getInstruction();
1697 bool keepBoolVal = (parentNode == NULL ||
1698 parentNode->getInstruction()->getOpcode()
1699 != Instruction::Br);
1700 bool subValIsBoolVal = setCCInstr->getOpcode() == Instruction::SetNE;
1701 bool keepSubVal = keepBoolVal && subValIsBoolVal;
1702 bool computeBoolVal = keepBoolVal && ! subValIsBoolVal;
1706 MachineOpCode movOpCode = 0;
1708 // Mark the 4th operand as being a CC register, and as a def
1709 // A TmpInstruction is created to represent the CC "result".
1710 // Unlike other instances of TmpInstruction, this one is used
1711 // by machine code of multiple LLVM instructions, viz.,
1712 // the SetCC and the branch. Make sure to get the same one!
1713 // Note that we do this even for FP CC registers even though they
1714 // are explicit operands, because the type of the operand
1715 // needs to be a floating point condition code, not an integer
1716 // condition code. Think of this as casting the bool result to
1717 // a FP condition code register.
1719 Value* leftVal = subtreeRoot->leftChild()->getValue();
1720 bool isFPCompare = (leftVal->getType() == Type::FloatTy ||
1721 leftVal->getType() == Type::DoubleTy);
1723 TmpInstruction* tmpForCC = GetTmpForCC(setCCInstr,
1724 setCCInstr->getParent()->getParent(),
1725 isFPCompare? Type::FloatTy : Type::IntTy);
1726 setCCInstr->getMachineInstrVec().addTempValue(tmpForCC);
1730 // Integer condition: dest. should be %g0 or an integer register.
1731 // If result must be saved but condition is not SetEQ then we need
1732 // a separate instruction to compute the bool result, so discard
1733 // result of SUBcc instruction anyway.
1735 mvec[0] = new MachineInstr(SUBcc);
1736 Set3OperandsFromInstr(mvec[0], subtreeRoot, target, ! keepSubVal);
1738 mvec[0]->SetMachineOperand(3, MachineOperand::MO_CCRegister,
1739 tmpForCC, /*def*/true);
1742 { // recompute bool using the integer condition codes
1744 ChooseMovpccAfterSub(subtreeRoot,mustClearReg,valueToMove);
1749 // FP condition: dest of FCMP should be some FCCn register
1750 mvec[0] = new MachineInstr(ChooseFcmpInstruction(subtreeRoot));
1751 mvec[0]->SetMachineOperand(0, MachineOperand::MO_CCRegister,
1753 mvec[0]->SetMachineOperand(1,MachineOperand::MO_VirtualRegister,
1754 subtreeRoot->leftChild()->getValue());
1755 mvec[0]->SetMachineOperand(2,MachineOperand::MO_VirtualRegister,
1756 subtreeRoot->rightChild()->getValue());
1759 {// recompute bool using the FP condition codes
1760 mustClearReg = true;
1762 movOpCode = ChooseMovFpccInstruction(subtreeRoot);
1769 {// Unconditionally set register to 0
1771 mvec[n] = new MachineInstr(SETHI);
1772 mvec[n]->SetMachineOperand(0,MachineOperand::MO_UnextendedImmed,
1774 mvec[n]->SetMachineOperand(1,MachineOperand::MO_VirtualRegister,
1778 // Now conditionally move `valueToMove' (0 or 1) into the register
1780 mvec[n] = new MachineInstr(movOpCode);
1781 mvec[n]->SetMachineOperand(0, MachineOperand::MO_CCRegister,
1783 mvec[n]->SetMachineOperand(1, MachineOperand::MO_UnextendedImmed,
1785 mvec[n]->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,
1791 case 43: // boolreg: VReg
1792 case 44: // boolreg: Constant
1796 case 51: // reg: Load(reg)
1797 case 52: // reg: Load(ptrreg)
1798 case 53: // reg: LoadIdx(reg,reg)
1799 case 54: // reg: LoadIdx(ptrreg,reg)
1800 mvec[0] = new MachineInstr(ChooseLoadInstruction(
1801 subtreeRoot->getValue()->getType()));
1802 SetOperandsForMemInstr(mvec[0], subtreeRoot, target);
1805 case 55: // reg: GetElemPtr(reg)
1806 case 56: // reg: GetElemPtrIdx(reg,reg)
1807 if (subtreeRoot->parent() != NULL)
1809 // If the parent was a memory operation and not an array access,
1810 // the parent will fold this instruction in so generate nothing.
1812 Instruction* parent =
1813 cast<Instruction>(subtreeRoot->parent()->getValue());
1814 if (parent->getOpcode() == Instruction::Load ||
1815 parent->getOpcode() == Instruction::Store ||
1816 parent->getOpcode() == Instruction::GetElementPtr)
1818 // Check if the parent is an array access,
1819 // If so, we still need to generate this instruction.
1820 GetElementPtrInst* getElemInst =
1821 cast<GetElementPtrInst>(subtreeRoot->getInstruction());
1822 const PointerType* ptrType =
1823 cast<PointerType>(getElemInst->getPointerOperand()->getType());
1824 if (! ptrType->getElementType()->isArrayType())
1825 {// we don't need a separate instr
1826 numInstr = 0; // don't forward operand!
1831 // else in all other cases we need to a separate ADD instruction
1832 mvec[0] = new MachineInstr(ADD);
1833 SetOperandsForMemInstr(mvec[0], subtreeRoot, target);
1836 case 57: // reg: Alloca: Implement as 1 instruction:
1837 { // add %fp, offsetFromFP -> result
1838 Instruction* instr = subtreeRoot->getInstruction();
1839 const PointerType* instrType = (const PointerType*) instr->getType();
1840 assert(instrType->isPointerType());
1842 target.findOptimalStorageSize(instrType->getElementType());
1843 assert(tsize != 0 && "Just to check when this can happen");
1845 Method* method = instr->getParent()->getParent();
1846 MachineCodeForMethod& mcInfo = MachineCodeForMethod::get(method);
1847 int offsetFromFP = mcInfo.allocateLocalVar(target, instr, (unsigned int) tsize);
1849 // Create a temporary Value to hold the constant offset.
1850 // This is needed because it may not fit in the immediate field.
1851 ConstantSInt* offsetVal = ConstantSInt::get(Type::IntTy, offsetFromFP);
1853 // Instruction 1: add %fp, offsetFromFP -> result
1854 mvec[0] = new MachineInstr(ADD);
1855 mvec[0]->SetMachineOperand(0, target.getRegInfo().getFramePointer());
1856 mvec[0]->SetMachineOperand(1, MachineOperand::MO_VirtualRegister,
1858 mvec[0]->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,
1863 case 58: // reg: Alloca(reg): Implement as 3 instructions:
1864 // mul num, typeSz -> tmp
1865 // sub %sp, tmp -> %sp
1866 { // add %sp, frameSizeBelowDynamicArea -> result
1867 Instruction* instr = subtreeRoot->getInstruction();
1868 const PointerType* instrType = (const PointerType*) instr->getType();
1869 assert(instrType->isPointerType() &&
1870 instrType->getElementType()->isArrayType());
1871 const Type* eltType =
1872 ((ArrayType*) instrType->getElementType())->getElementType();
1873 int tsize = (int) target.findOptimalStorageSize(eltType);
1875 assert(tsize != 0 && "Just to check when this can happen");
1877 // Create a temporary Value to hold the constant type-size
1878 ConstantSInt* tsizeVal = ConstantSInt::get(Type::IntTy, tsize);
1880 // Create a temporary Value to hold the constant offset from SP
1881 Method* method = instr->getParent()->getParent();
1882 bool ignore; // we don't need this
1883 ConstantSInt* dynamicAreaOffset = ConstantSInt::get(Type::IntTy,
1884 target.getFrameInfo().getDynamicAreaOffset(MachineCodeForMethod::get(method),
1887 // Create a temporary value to hold `tmp'
1888 Instruction* tmpInstr = new TmpInstruction(TMP_INSTRUCTION_OPCODE,
1889 subtreeRoot->leftChild()->getValue(),
1890 NULL /*could insert tsize here*/);
1891 subtreeRoot->getInstruction()->getMachineInstrVec().addTempValue(tmpInstr);
1893 // Instruction 1: mul numElements, typeSize -> tmp
1894 mvec[0] = new MachineInstr(MULX);
1895 mvec[0]->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
1896 subtreeRoot->leftChild()->getValue());
1897 mvec[0]->SetMachineOperand(1, MachineOperand::MO_VirtualRegister,
1899 mvec[0]->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,
1902 // Instruction 2: sub %sp, tmp -> %sp
1904 mvec[1] = new MachineInstr(SUB);
1905 mvec[1]->SetMachineOperand(0, target.getRegInfo().getStackPointer());
1906 mvec[1]->SetMachineOperand(1, MachineOperand::MO_VirtualRegister,
1908 mvec[1]->SetMachineOperand(2, target.getRegInfo().getStackPointer());
1910 // Instruction 3: add %sp, frameSizeBelowDynamicArea -> result
1912 mvec[2] = new MachineInstr(ADD);
1913 mvec[2]->SetMachineOperand(0, target.getRegInfo().getStackPointer());
1914 mvec[2]->SetMachineOperand(1, MachineOperand::MO_VirtualRegister,
1916 mvec[2]->SetMachineOperand(2,MachineOperand::MO_VirtualRegister,instr);
1920 case 61: // reg: Call
1921 { // Generate a call-indirect (i.e., jmpl) for now to expose
1922 // the potential need for registers. If an absolute address
1923 // is available, replace this with a CALL instruction.
1924 // Mark both the indirection register and the return-address
1925 // register as hidden virtual registers.
1926 // Also, mark the operands of the Call and return value (if
1927 // any) as implicit operands of the CALL machine instruction.
1929 CallInst *callInstr = cast<CallInst>(subtreeRoot->getInstruction());
1930 Value *callee = callInstr->getCalledValue();
1932 Instruction* retAddrReg = new TmpInstruction(TMP_INSTRUCTION_OPCODE,
1935 // Note temporary values in the machineInstrVec for the VM instr.
1937 // WARNING: Operands 0..N-1 must go in slots 0..N-1 of implicitUses.
1938 // The result value must go in slot N. This is assumed
1939 // in register allocation.
1941 callInstr->getMachineInstrVec().addTempValue(retAddrReg);
1944 // Generate the machine instruction and its operands.
1945 // Use CALL for direct function calls; this optimistically assumes
1946 // the PC-relative address fits in the CALL address field (22 bits).
1947 // Use JMPL for indirect calls.
1949 if (callee->getValueType() == Value::MethodVal)
1950 { // direct function call
1951 mvec[0] = new MachineInstr(CALL);
1952 mvec[0]->SetMachineOperand(0, MachineOperand::MO_PCRelativeDisp,
1956 { // indirect function call
1957 mvec[0] = new MachineInstr(JMPLCALL);
1958 mvec[0]->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
1960 mvec[0]->SetMachineOperand(1, MachineOperand::MO_SignExtendedImmed,
1962 mvec[0]->SetMachineOperand(2, MachineOperand::MO_VirtualRegister,
1966 // Add the call operands and return value as implicit refs
1967 for (unsigned i=0, N=callInstr->getNumOperands(); i < N; ++i)
1968 if (callInstr->getOperand(i) != callee)
1969 mvec[0]->addImplicitRef(callInstr->getOperand(i));
1971 if (callInstr->getType() != Type::VoidTy)
1972 mvec[0]->addImplicitRef(callInstr, /*isDef*/ true);
1974 // For the CALL instruction, the ret. addr. reg. is also implicit
1975 if (callee->getValueType() == Value::MethodVal)
1976 mvec[0]->addImplicitRef(retAddrReg, /*isDef*/ true);
1978 mvec[numInstr++] = new MachineInstr(NOP); // delay slot
1982 case 62: // reg: Shl(reg, reg)
1983 { const Type* opType = subtreeRoot->leftChild()->getValue()->getType();
1984 assert(opType->isIntegral()
1985 || opType == Type::BoolTy
1986 || opType->isPointerType()&& "Shl unsupported for other types");
1987 mvec[0] = new MachineInstr((opType == Type::LongTy)? SLLX : SLL);
1988 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
1992 case 63: // reg: Shr(reg, reg)
1993 { const Type* opType = subtreeRoot->leftChild()->getValue()->getType();
1994 assert(opType->isIntegral()
1995 || opType == Type::BoolTy
1996 || opType->isPointerType() &&"Shr unsupported for other types");
1997 mvec[0] = new MachineInstr((opType->isSigned()
1998 ? ((opType == Type::LongTy)? SRAX : SRA)
1999 : ((opType == Type::LongTy)? SRLX : SRL)));
2000 Set3OperandsFromInstr(mvec[0], subtreeRoot, target);
2004 case 64: // reg: Phi(reg,reg)
2005 numInstr = 0; // don't forward the value
2007 #undef NEED_PHI_MACHINE_INSTRS
2008 #ifdef NEED_PHI_MACHINE_INSTRS
2009 { // This instruction has variable #operands, so resultPos is 0.
2010 Instruction* phi = subtreeRoot->getInstruction();
2011 mvec[0] = new MachineInstr(PHI, 1 + phi->getNumOperands());
2012 mvec[0]->SetMachineOperand(0, MachineOperand::MO_VirtualRegister,
2013 subtreeRoot->getValue());
2014 for (unsigned i=0, N=phi->getNumOperands(); i < N; i++)
2015 mvec[0]->SetMachineOperand(i+1, MachineOperand::MO_VirtualRegister,
2016 phi->getOperand(i));
2019 #endif // NEED_PHI_MACHINE_INSTRS
2021 case 71: // reg: VReg
2022 case 72: // reg: Constant
2023 numInstr = 0; // don't forward the value
2027 assert(0 && "Unrecognized BURG rule");
2033 if (forwardOperandNum >= 0)
2034 { // We did not generate a machine instruction but need to use operand.
2035 // If user is in the same tree, replace Value in its machine operand.
2036 // If not, insert a copy instruction which should get coalesced away
2037 // by register allocation.
2038 if (subtreeRoot->parent() != NULL)
2039 ForwardOperand(subtreeRoot, subtreeRoot->parent(), forwardOperandNum);
2042 vector<MachineInstr*> minstrVec;
2043 target.getInstrInfo().CreateCopyInstructionsByType(target,
2044 subtreeRoot->getInstruction()->getOperand(forwardOperandNum),
2045 subtreeRoot->getInstruction(), minstrVec);
2046 assert(minstrVec.size() > 0);
2047 for (unsigned i=0; i < minstrVec.size(); ++i)
2048 mvec[numInstr++] = minstrVec[i];