1 //===- SparcV9RegisterInfo.td - SparcV9 Register defs ------*- tablegen -*-===//
3 // The LLVM Compiler Infrastructure
5 // This file was developed by the LLVM research group and is distributed under
6 // the University of Illinois Open Source License. See LICENSE.TXT for details.
8 //===----------------------------------------------------------------------===//
10 //===----------------------------------------------------------------------===//
11 // Declarations that describe the SparcV9 register file
12 //===----------------------------------------------------------------------===//
14 // Ri - One of the 32 64 bit integer registers
15 class Ri<bits<5> num, string n> : Register<n> {
16 field bits<5> Num = num; // Numbers are identified with a 5 bit ID
19 let Namespace = "SparcV9" in {
20 def G0 : Ri< 0, "G0">; def G1 : Ri< 1, "G1">;
21 def G2 : Ri< 2, "G2">; def G3 : Ri< 3, "G3">;
22 def G4 : Ri< 4, "G4">; def G5 : Ri< 5, "G5">;
23 def G6 : Ri< 6, "G6">; def G7 : Ri< 7, "G7">;
24 def O0 : Ri< 8, "O0">; def O1 : Ri< 9, "O1">;
25 def O2 : Ri<10, "O2">; def O3 : Ri<11, "O3">;
26 def O4 : Ri<12, "O4">; def O5 : Ri<13, "O5">;
27 def O6 : Ri<14, "O6">; def O7 : Ri<15, "O7">;
28 def L0 : Ri<16, "L0">; def L1 : Ri<17, "L1">;
29 def L2 : Ri<18, "L2">; def L3 : Ri<19, "L3">;
30 def L4 : Ri<20, "L4">; def L5 : Ri<21, "L5">;
31 def L6 : Ri<22, "L6">; def L7 : Ri<23, "L7">;
32 def I0 : Ri<24, "I0">; def I1 : Ri<25, "I1">;
33 def I2 : Ri<26, "I2">; def I3 : Ri<27, "I3">;
34 def I4 : Ri<28, "I4">; def I5 : Ri<29, "I5">;
35 def I6 : Ri<30, "I6">; def I7 : Ri<31, "I7">;
36 // Floating-point registers?
41 // For fun, specify a register class.
43 // FIXME: the register order should be defined in terms of the preferred
44 // allocation order...
46 def IntRegs : RegisterClass<"V9", [i64], 64, [G0, G1, G2, G3, G4, G5, G6, G7,
47 O0, O1, O2, O3, O4, O5, O6, O7,
48 L0, L1, L2, L3, L4, L5, L6, L7,
49 I0, I1, I2, I3, I4, I5, I6, I7]>;