1 //===-- X86TargetMachine.cpp - Define TargetMachine for the X86 -----------===//
3 // The LLVM Compiler Infrastructure
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
8 //===----------------------------------------------------------------------===//
10 // This file defines the X86 specific subclass of TargetMachine.
12 //===----------------------------------------------------------------------===//
14 #include "X86TargetMachine.h"
16 #include "llvm/PassManager.h"
17 #include "llvm/CodeGen/MachineFunction.h"
18 #include "llvm/CodeGen/Passes.h"
19 #include "llvm/Support/CommandLine.h"
20 #include "llvm/Support/FormattedStream.h"
21 #include "llvm/Target/TargetOptions.h"
22 #include "llvm/Support/TargetRegistry.h"
25 extern "C" void LLVMInitializeX86Target() {
26 // Register the target.
27 RegisterTargetMachine<X86_32TargetMachine> X(TheX86_32Target);
28 RegisterTargetMachine<X86_64TargetMachine> Y(TheX86_64Target);
31 void X86_32TargetMachine::anchor() { }
33 X86_32TargetMachine::X86_32TargetMachine(const Target &T, StringRef TT,
34 StringRef CPU, StringRef FS,
35 const TargetOptions &Options,
36 Reloc::Model RM, CodeModel::Model CM,
38 : X86TargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false),
39 DL(getSubtargetImpl()->isTargetDarwin() ?
40 "e-p:32:32-f64:32:64-i64:32:64-f80:128:128-f128:128:128-"
42 (getSubtargetImpl()->isTargetCygMing() ||
43 getSubtargetImpl()->isTargetWindows()) ?
44 "e-p:32:32-f64:64:64-i64:64:64-f80:32:32-f128:128:128-"
46 "e-p:32:32-f64:32:64-i64:32:64-f80:32:32-f128:128:128-"
52 STTI(&TLInfo), VTTI(&TLInfo) {
55 void X86_64TargetMachine::anchor() { }
57 X86_64TargetMachine::X86_64TargetMachine(const Target &T, StringRef TT,
58 StringRef CPU, StringRef FS,
59 const TargetOptions &Options,
60 Reloc::Model RM, CodeModel::Model CM,
62 : X86TargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true),
63 DL("e-p:64:64-s:64-f64:64:64-i64:64:64-f80:128:128-f128:128:128-"
69 STTI(&TLInfo), VTTI(&TLInfo){
72 /// X86TargetMachine ctor - Create an X86 target.
74 X86TargetMachine::X86TargetMachine(const Target &T, StringRef TT,
75 StringRef CPU, StringRef FS,
76 const TargetOptions &Options,
77 Reloc::Model RM, CodeModel::Model CM,
80 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
81 Subtarget(TT, CPU, FS, Options.StackAlignmentOverride, is64Bit),
82 FrameLowering(*this, Subtarget),
83 ELFWriterInfo(is64Bit, true),
84 InstrItins(Subtarget.getInstrItineraryData()){
85 // Determine the PICStyle based on the target selected.
86 if (getRelocationModel() == Reloc::Static) {
87 // Unless we're in PIC or DynamicNoPIC mode, set the PIC style to None.
88 Subtarget.setPICStyle(PICStyles::None);
89 } else if (Subtarget.is64Bit()) {
90 // PIC in 64 bit mode is always rip-rel.
91 Subtarget.setPICStyle(PICStyles::RIPRel);
92 } else if (Subtarget.isTargetCygMing()) {
93 Subtarget.setPICStyle(PICStyles::None);
94 } else if (Subtarget.isTargetDarwin()) {
95 if (getRelocationModel() == Reloc::PIC_)
96 Subtarget.setPICStyle(PICStyles::StubPIC);
98 assert(getRelocationModel() == Reloc::DynamicNoPIC);
99 Subtarget.setPICStyle(PICStyles::StubDynamicNoPIC);
101 } else if (Subtarget.isTargetELF()) {
102 Subtarget.setPICStyle(PICStyles::GOT);
105 // default to hard float ABI
106 if (Options.FloatABIType == FloatABI::Default)
107 this->Options.FloatABIType = FloatABI::Hard;
110 //===----------------------------------------------------------------------===//
111 // Command line options for x86
112 //===----------------------------------------------------------------------===//
114 UseVZeroUpper("x86-use-vzeroupper",
115 cl::desc("Minimize AVX to SSE transition penalty"),
118 // Temporary option to control early if-conversion for x86 while adding machine
121 X86EarlyIfConv("x86-early-ifcvt",
122 cl::desc("Enable early if-conversion on X86"));
124 //===----------------------------------------------------------------------===//
125 // Pass Pipeline Configuration
126 //===----------------------------------------------------------------------===//
129 /// X86 Code Generator Pass Configuration Options.
130 class X86PassConfig : public TargetPassConfig {
132 X86PassConfig(X86TargetMachine *TM, PassManagerBase &PM)
133 : TargetPassConfig(TM, PM) {}
135 X86TargetMachine &getX86TargetMachine() const {
136 return getTM<X86TargetMachine>();
139 const X86Subtarget &getX86Subtarget() const {
140 return *getX86TargetMachine().getSubtargetImpl();
143 virtual bool addInstSelector();
144 virtual bool addPreRegAlloc();
145 virtual bool addPostRegAlloc();
146 virtual bool addPreEmitPass();
150 TargetPassConfig *X86TargetMachine::createPassConfig(PassManagerBase &PM) {
151 X86PassConfig *PC = new X86PassConfig(this, PM);
153 if (X86EarlyIfConv && Subtarget.hasCMov())
154 PC->enablePass(&EarlyIfConverterID);
159 bool X86PassConfig::addInstSelector() {
160 // Install an instruction selector.
161 addPass(createX86ISelDag(getX86TargetMachine(), getOptLevel()));
163 // For ELF, cleanup any local-dynamic TLS accesses.
164 if (getX86Subtarget().isTargetELF() && getOptLevel() != CodeGenOpt::None)
165 addPass(createCleanupLocalDynamicTLSPass());
167 // For 32-bit, prepend instructions to set the "global base reg" for PIC.
168 if (!getX86Subtarget().is64Bit())
169 addPass(createGlobalBaseRegPass());
174 bool X86PassConfig::addPreRegAlloc() {
175 addPass(createX86MaxStackAlignmentHeuristicPass());
176 return false; // -print-machineinstr shouldn't print after this.
179 bool X86PassConfig::addPostRegAlloc() {
180 addPass(createX86FloatingPointStackifierPass());
181 return true; // -print-machineinstr should print after this.
184 bool X86PassConfig::addPreEmitPass() {
185 bool ShouldPrint = false;
186 if (getOptLevel() != CodeGenOpt::None && getX86Subtarget().hasSSE2()) {
187 addPass(createExecutionDependencyFixPass(&X86::VR128RegClass));
191 if (getX86Subtarget().hasAVX() && UseVZeroUpper) {
192 addPass(createX86IssueVZeroUpperPass());
199 bool X86TargetMachine::addCodeEmitter(PassManagerBase &PM,
200 JITCodeEmitter &JCE) {
201 PM.add(createX86JITCodeEmitterPass(*this, JCE));