1 ; RUN: llc < %s -march=x86 -mattr=+sse4.2 | FileCheck %s
3 ; widening shuffle v3float and then a add
4 define void @shuf(<3 x float>* %dst.addr, <3 x float> %src1,<3 x float> %src2) nounwind {
9 %x = shufflevector <3 x float> %src1, <3 x float> %src2, <3 x i32> < i32 0, i32 1, i32 2>
10 %val = fadd <3 x float> %x, %src2
11 store <3 x float> %val, <3 x float>* %dst.addr
17 ; widening shuffle v3float with a different mask and then a add
18 define void @shuf2(<3 x float>* %dst.addr, <3 x float> %src1,<3 x float> %src2) nounwind {
23 %x = shufflevector <3 x float> %src1, <3 x float> %src2, <3 x i32> < i32 0, i32 4, i32 2>
24 %val = fadd <3 x float> %x, %src2
25 store <3 x float> %val, <3 x float>* %dst.addr
30 ; Example of when widening a v3float operation causes the DAG to replace a node
31 ; with the operation that we are currently widening, i.e. when replacing
32 ; opA with opB, the DAG will produce new operations with opA.
33 define void @shuf3(<4 x float> %tmp10, <4 x float> %vecinit15, <4 x float>* %dst) nounwind {
37 %shuffle.i.i.i12 = shufflevector <4 x float> %tmp10, <4 x float> %vecinit15, <4 x i32> <i32 0, i32 1, i32 4, i32 5>
38 %tmp25.i.i = shufflevector <4 x float> %shuffle.i.i.i12, <4 x float> undef, <3 x i32> <i32 0, i32 1, i32 2>
39 %tmp1.i.i = shufflevector <3 x float> %tmp25.i.i, <3 x float> zeroinitializer, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
40 %tmp3.i13 = shufflevector <4 x float> %tmp1.i.i, <4 x float> undef, <3 x i32> <i32 0, i32 1, i32 2> ; <<3 x float>>
41 %tmp6.i14 = shufflevector <3 x float> %tmp3.i13, <3 x float> zeroinitializer, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
42 %tmp97.i = shufflevector <4 x float> %tmp6.i14, <4 x float> undef, <3 x i32> <i32 0, i32 1, i32 2>
43 %tmp2.i18 = shufflevector <3 x float> %tmp97.i, <3 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 2>
44 %t5 = bitcast <4 x float> %tmp2.i18 to <4 x i32>
45 %shr.i.i19 = lshr <4 x i32> %t5, <i32 19, i32 19, i32 19, i32 19>
46 %and.i.i20 = and <4 x i32> %shr.i.i19, <i32 4080, i32 4080, i32 4080, i32 4080>
47 %shuffle.i.i.i21 = shufflevector <4 x float> %tmp2.i18, <4 x float> undef, <4 x i32> <i32 2, i32 3, i32 2, i32 3>
48 store <4 x float> %shuffle.i.i.i21, <4 x float>* %dst
53 ; PR10421: make sure we correctly handle extreme widening with CONCAT_VECTORS
54 define <8 x i8> @shuf4(<4 x i8> %a, <4 x i8> %b) nounwind readnone {
56 ; CHECK-NOT: punpckldq
57 %vshuf = shufflevector <4 x i8> %a, <4 x i8> %b, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
62 ; PR11389: another CONCAT_VECTORS case
63 define void @shuf5(<8 x i8>* %p) nounwind {
65 %v = shufflevector <2 x i8> <i8 4, i8 33>, <2 x i8> undef, <8 x i32> <i32 1, i32 1, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
66 store <8 x i8> %v, <8 x i8>* %p, align 8