projects
/
oota-llvm.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Adding PIC support for ELF on x86_64 platforms
[oota-llvm.git]
/
CREDITS.TXT
diff --git
a/CREDITS.TXT
b/CREDITS.TXT
index 6b10a0de07928e74c13ab6e2876f98bdb0eae690..1f7bafc592de2039e8abc3e3501ed40aec4cd9c2 100644
(file)
--- a/
CREDITS.TXT
+++ b/
CREDITS.TXT
@@
-5,8
+5,8
@@
done!
The list is sorted by surname and formatted to allow easy grepping and
beautification by scripts. The fields are: name (N), email (E), web-address
The list is sorted by surname and formatted to allow easy grepping and
beautification by scripts. The fields are: name (N), email (E), web-address
-(W), PGP key ID and fingerprint (P), description (D),
and
snail-mail address
-(S).
+(W), PGP key ID and fingerprint (P), description (D), snail-mail address
+(S)
, and (I) IRC handle
.
N: Vikram Adve
N: Vikram Adve
@@
-17,11
+17,15
@@
D: The Sparc64 backend, provider of much wisdom, and motivator for LLVM
N: Owen Anderson
E: resistor@mac.com
D: LCSSA pass and related LoopUnswitch work
N: Owen Anderson
E: resistor@mac.com
D: LCSSA pass and related LoopUnswitch work
-D: GVNPRE pass,
TargetData
refactoring, random improvements
+D: GVNPRE pass,
DataLayout
refactoring, random improvements
N: Henrik Bach
D: MingW Win32 API portability layer
N: Henrik Bach
D: MingW Win32 API portability layer
+N: Aaron Ballman
+E: aaron@aaronballman.com
+D: __declspec attributes, Windows support, general bug fixing
+
N: Nate Begeman
E: natebegeman@mac.com
D: PowerPC backend developer
N: Nate Begeman
E: natebegeman@mac.com
D: PowerPC backend developer
@@
-56,9
+60,11
@@
D: Loop unrolling with run-time trip counts.
N: Chandler Carruth
E: chandlerc@gmail.com
N: Chandler Carruth
E: chandlerc@gmail.com
+E: chandlerc@google.com
D: Hashing algorithms and interfaces
D: Inline cost analysis
D: Machine block placement pass
D: Hashing algorithms and interfaces
D: Inline cost analysis
D: Machine block placement pass
+D: SROA
N: Casey Carter
E: ccarter@uiuc.edu
N: Casey Carter
E: ccarter@uiuc.edu
@@
-94,7
+100,7
@@
E: adasgupt@codeaurora.org
D: Deterministic finite automaton based infrastructure for VLIW packetization
N: Stefanus Du Toit
D: Deterministic finite automaton based infrastructure for VLIW packetization
N: Stefanus Du Toit
-E: stefanus.du
toit@rapidmind
.com
+E: stefanus.du
.toit@intel
.com
D: Bug fixes and minor improvements
N: Rafael Avila de Espindola
D: Bug fixes and minor improvements
N: Rafael Avila de Espindola
@@
-137,7
+143,7
@@
E: foldr@codedgers.com
D: Author of llvmc2
N: Dan Gohman
D: Author of llvmc2
N: Dan Gohman
-E:
gohman@apple
.com
+E:
dan433584@gmail
.com
D: Miscellaneous bug fixes
N: David Goodwin
D: Miscellaneous bug fixes
N: David Goodwin
@@
-245,6
+251,12
@@
D: The initial llvm-ar tool, converted regression testsuite to dejagnu
D: Modulo scheduling in the SparcV9 backend
D: Release manager (1.7+)
D: Modulo scheduling in the SparcV9 backend
D: Release manager (1.7+)
+N: Sylvestre Ledru
+E: sylvestre@debian.org
+W: http://sylvesre.ledru.info/
+D: Debian and Ubuntu packaging
+D: Continous integration with jenkins
+
N: Andrew Lenharth
E: alenhar2@cs.uiuc.edu
W: http://www.lenharth.org/~andrewl/
N: Andrew Lenharth
E: alenhar2@cs.uiuc.edu
W: http://www.lenharth.org/~andrewl/
@@
-288,6
+300,7
@@
D: Added STI Cell SPU backend.
N: Kai Nacke
E: kai@redstar.de
D: Support for implicit TLS model used with MS VC runtime
N: Kai Nacke
E: kai@redstar.de
D: Support for implicit TLS model used with MS VC runtime
+D: Dumping of Win64 EH structures
N: Takumi Nakamura
E: geek4civic@gmail.com
N: Takumi Nakamura
E: geek4civic@gmail.com
@@
-324,10
+337,6
@@
D: LTO tool, PassManager rewrite, Loop Pass Manager, Loop Rotate
D: GCC PCH Integration (llvm-gcc), llvm-gcc improvements
D: Optimizer improvements, Loop Index Split
D: GCC PCH Integration (llvm-gcc), llvm-gcc improvements
D: Optimizer improvements, Loop Index Split
-N: Sandeep Patel
-E: deeppatel1987@gmail.com
-D: ARM calling conventions rewrite, hard float support
-
N: Wesley Peck
E: peckw@wesleypeck.com
W: http://wesleypeck.com/
N: Wesley Peck
E: peckw@wesleypeck.com
W: http://wesleypeck.com/
@@
-350,14
+359,19
@@
N: Xerxes Ranby
E: xerxes@zafena.se
D: Cmake dependency chain and various bug fixes
E: xerxes@zafena.se
D: Cmake dependency chain and various bug fixes
+N: Alex Rosenberg
+E: alexr@leftfield.org
+I: arosenberg
+D: ARM calling conventions rewrite, hard float support
+
N: Chad Rosier
E: mcrosier@apple.com
D: ARM fast-isel improvements
D: Performance monitoring
N: Nadav Rotem
N: Chad Rosier
E: mcrosier@apple.com
D: ARM fast-isel improvements
D: Performance monitoring
N: Nadav Rotem
-E: n
adav.rotem@intel
.com
-D:
Vector code generation improvements
.
+E: n
rotem@apple
.com
+D:
X86 code generation improvements, Loop Vectorizer
.
N: Roman Samoilov
E: roman@codedgers.com
N: Roman Samoilov
E: roman@codedgers.com
@@
-365,6
+379,7
@@
D: MSIL backend
N: Duncan Sands
E: baldrick@free.fr
N: Duncan Sands
E: baldrick@free.fr
+I: baldrick
D: Ada support in llvm-gcc
D: Dragonegg plugin
D: Exception handling improvements
D: Ada support in llvm-gcc
D: Dragonegg plugin
D: Exception handling improvements
@@
-396,6
+411,10
@@
E: rspencer@reidspencer.com
W: http://reidspencer.com/
D: Lots of stuff, see: http://wiki.llvm.org/index.php/User:Reid
W: http://reidspencer.com/
D: Lots of stuff, see: http://wiki.llvm.org/index.php/User:Reid
+N: Craig Topper
+E: craig.topper@gmail.com
+D: X86 codegen and disassembler improvements. AVX2 support.
+
N: Edwin Torok
E: edwintorok@gmail.com
D: Miscellaneous bug fixes
N: Edwin Torok
E: edwintorok@gmail.com
D: Miscellaneous bug fixes
@@
-410,10
+429,11
@@
D: ARM backend improvements
D: Thread Local Storage implementation
N: Bill Wendling
D: Thread Local Storage implementation
N: Bill Wendling
+I: wendling
E: wendling@apple.com
E: wendling@apple.com
-D:
Exception handling
+D:
Release manager
D: Bunches of stuff
N: Bob Wilson
E: bob.wilson@acm.org
D: Bunches of stuff
N: Bob Wilson
E: bob.wilson@acm.org
-D: Advanced SIMD (NEON) support in the ARM backend
+D: Advanced SIMD (NEON) support in the ARM backend
.