projects
/
oota-llvm.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Add support for 128 bit multiplicative operations.
[oota-llvm.git]
/
lib
/
CodeGen
/
RegisterScavenging.cpp
diff --git
a/lib/CodeGen/RegisterScavenging.cpp
b/lib/CodeGen/RegisterScavenging.cpp
index c71d3be08b4123b73fa7236dcbf141bea02f8989..ba2395a32a96d3695f48f87a94ec4cdc81abf243 100644
(file)
--- a/
lib/CodeGen/RegisterScavenging.cpp
+++ b/
lib/CodeGen/RegisterScavenging.cpp
@@
-37,11
+37,12
@@
static bool RedefinesSuperRegPart(const MachineInstr *MI, unsigned SubReg,
const MachineOperand &MO = MI->getOperand(i);
if (!MO.isRegister())
continue;
const MachineOperand &MO = MI->getOperand(i);
if (!MO.isRegister())
continue;
- if (TRI->isSuperRegister(SubReg, MO.getReg()))
+ if (TRI->isSuperRegister(SubReg, MO.getReg()))
{
if (MO.isUse())
SeenSuperUse = true;
else if (MO.isImplicit())
SeenSuperDef = true;
if (MO.isUse())
SeenSuperUse = true;
else if (MO.isImplicit())
SeenSuperDef = true;
+ }
}
return SeenSuperDef && SeenSuperUse;
}
return SeenSuperDef && SeenSuperUse;
@@
-55,26
+56,32
@@
static bool RedefinesSuperRegPart(const MachineInstr *MI,
}
/// setUsed - Set the register and its sub-registers as being used.
}
/// setUsed - Set the register and its sub-registers as being used.
-void RegScavenger::setUsed(unsigned Reg) {
+void RegScavenger::setUsed(unsigned Reg
, bool ImpDef
) {
RegsAvailable.reset(Reg);
RegsAvailable.reset(Reg);
+ ImplicitDefed[Reg] = ImpDef;
for (const unsigned *SubRegs = TRI->getSubRegisters(Reg);
for (const unsigned *SubRegs = TRI->getSubRegisters(Reg);
- unsigned SubReg = *SubRegs; ++SubRegs)
+ unsigned SubReg = *SubRegs; ++SubRegs)
{
RegsAvailable.reset(SubReg);
RegsAvailable.reset(SubReg);
+ ImplicitDefed[SubReg] = ImpDef;
+ }
}
/// setUnused - Set the register and its sub-registers as being unused.
void RegScavenger::setUnused(unsigned Reg, const MachineInstr *MI) {
RegsAvailable.set(Reg);
}
/// setUnused - Set the register and its sub-registers as being unused.
void RegScavenger::setUnused(unsigned Reg, const MachineInstr *MI) {
RegsAvailable.set(Reg);
+ ImplicitDefed.reset(Reg);
for (const unsigned *SubRegs = TRI->getSubRegisters(Reg);
unsigned SubReg = *SubRegs; ++SubRegs)
for (const unsigned *SubRegs = TRI->getSubRegisters(Reg);
unsigned SubReg = *SubRegs; ++SubRegs)
- if (!RedefinesSuperRegPart(MI, Reg, TRI))
+ if (!RedefinesSuperRegPart(MI, Reg, TRI))
{
RegsAvailable.set(SubReg);
RegsAvailable.set(SubReg);
+ ImplicitDefed.reset(SubReg);
+ }
}
void RegScavenger::enterBasicBlock(MachineBasicBlock *mbb) {
}
void RegScavenger::enterBasicBlock(MachineBasicBlock *mbb) {
-
const
MachineFunction &MF = *mbb->getParent();
+ MachineFunction &MF = *mbb->getParent();
const TargetMachine &TM = MF.getTarget();
TII = TM.getInstrInfo();
TRI = TM.getRegisterInfo();
const TargetMachine &TM = MF.getTarget();
TII = TM.getInstrInfo();
TRI = TM.getRegisterInfo();
@@
-86,6
+93,7
@@
void RegScavenger::enterBasicBlock(MachineBasicBlock *mbb) {
if (!MBB) {
NumPhysRegs = TRI->getNumRegs();
RegsAvailable.resize(NumPhysRegs);
if (!MBB) {
NumPhysRegs = TRI->getNumRegs();
RegsAvailable.resize(NumPhysRegs);
+ ImplicitDefed.resize(NumPhysRegs);
// Create reserved registers bitvector.
ReservedRegs = TRI->getReservedRegs(MF);
// Create reserved registers bitvector.
ReservedRegs = TRI->getReservedRegs(MF);
@@
-216,6
+224,7
@@
void RegScavenger::forward() {
setUnused(ChangedRegs);
// Process defs.
setUnused(ChangedRegs);
// Process defs.
+ bool IsImpDef = MI->getOpcode() == TargetInstrInfo::IMPLICIT_DEF;
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
const MachineOperand &MO = MI->getOperand(i);
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
const MachineOperand &MO = MI->getOperand(i);
@@
-240,12
+249,13
@@
void RegScavenger::forward() {
if (RedefinesSuperRegPart(MI, MO, TRI))
continue;
if (RedefinesSuperRegPart(MI, MO, TRI))
continue;
- // Implicit def is allowed to "re-define" any register.
+ // Implicit def is allowed to "re-define" any register. Similarly,
+ // implicitly defined registers can be clobbered.
assert((isReserved(Reg) || isUnused(Reg) ||
assert((isReserved(Reg) || isUnused(Reg) ||
-
MI->getOpcode() == TargetInstrInfo::IMPLICIT_DEF
||
+
IsImpDef || isImplicitlyDefined(Reg)
||
isLiveInButUnusedBefore(Reg, MI, MBB, TRI, MRI)) &&
"Re-defining a live register!");
isLiveInButUnusedBefore(Reg, MI, MBB, TRI, MRI)) &&
"Re-defining a live register!");
- setUsed(Reg);
+ setUsed(Reg
, IsImpDef
);
}
}
}
}