-//===-- llvm/Target/Machine.h - General Target Information -------*- C++ -*-==//
+//===-- llvm/Target/TargetMachine.h - Target Information --------*- C++ -*-===//
+//
+// The LLVM Compiler Infrastructure
+//
+// This file was developed by the LLVM research group and is distributed under
+// the University of Illinois Open Source License. See LICENSE.TXT for details.
+//
+//===----------------------------------------------------------------------===//
//
// This file describes the general parts of a Target machine.
//
#define LLVM_TARGET_TARGETMACHINE_H
#include "llvm/Target/TargetData.h"
-#include "llvm/Support/NonCopyable.h"
-
-class TargetMachine;
-class MachineInstrInfo;
-class MachineInstrDescriptor;
-class MachineSchedInfo;
-class MachineRegInfo;
+#include <cassert>
-//---------------------------------------------------------------------------
-// Data types used to define information about a single machine instruction
-//---------------------------------------------------------------------------
+namespace llvm {
-typedef int MachineOpCode;
-typedef int OpCodeMask;
+class TargetInstrInfo;
+class TargetInstrDescriptor;
+class TargetJITInfo;
+class TargetSchedInfo;
+class TargetRegInfo;
+class TargetFrameInfo;
+class MachineCodeEmitter;
+class MRegisterInfo;
+class FunctionPassManager;
+class PassManager;
+class Pass;
+class IntrinsicLowering;
-
-//---------------------------------------------------------------------------
-// class TargetMachine
-//
-// Purpose:
-// Primary interface to the complete machine description for the
-// target machine. All target-specific information should be
-// accessible through this interface.
-//
-//---------------------------------------------------------------------------
-
-class TargetMachine : public NonCopyableV {
-public:
- const string TargetName;
- const TargetData DataLayout; // Calculates type size & alignment
- int optSizeForSubWordData;
- int minMemOpWordSize;
- int maxAtomicMemOpWordSize;
+//===----------------------------------------------------------------------===//
+///
+/// TargetMachine - Primary interface to the complete machine description for
+/// the target machine. All target-specific information should be accessible
+/// through this interface.
+///
+class TargetMachine {
+ const std::string Name;
+ const TargetData DataLayout; // Calculates type size & alignment
+ IntrinsicLowering *IL; // Specifies how to lower intrinsic calls
-protected:
- TargetMachine(const string &targetname, // Can only create subclasses...
+ TargetMachine(const TargetMachine&); // DO NOT IMPLEMENT
+ void operator=(const TargetMachine&); // DO NOT IMPLEMENT
+protected: // Can only create subclasses...
+ TargetMachine(const std::string &name, IntrinsicLowering *IL,
+ bool LittleEndian = false,
unsigned char PtrSize = 8, unsigned char PtrAl = 8,
unsigned char DoubleAl = 8, unsigned char FloatAl = 4,
unsigned char LongAl = 8, unsigned char IntAl = 4,
- unsigned char ShortAl = 2, unsigned char ByteAl = 1)
- : TargetName(targetname), DataLayout(targetname, PtrSize, PtrAl,
- DoubleAl, FloatAl, LongAl, IntAl,
- ShortAl, ByteAl) { }
+ unsigned char ShortAl = 2, unsigned char ByteAl = 1);
+
+ // This constructor is used for targets that support arbitrary TargetData
+ // layouts, like the C backend. It initializes the TargetData to match that
+ // of the specified module.
+ TargetMachine(const std::string &name, IntrinsicLowering *IL,
+ const Module &M);
public:
- virtual ~TargetMachine() {}
+ virtual ~TargetMachine();
+
+ const std::string &getName() const { return Name; }
+
+ // getIntrinsicLowering - This method returns a reference to an
+ // IntrinsicLowering instance which should be used by the code generator to
+ // lower unknown intrinsic functions to the equivalent LLVM expansion.
+ IntrinsicLowering &getIntrinsicLowering() const { return *IL; }
- //
// Interfaces to the major aspects of target machine information:
// -- Instruction opcode and operand information
// -- Pipelines and scheduling information
// -- Register information
+ // -- Stack frame information
+ // -- Cache hierarchy information
+ // -- Machine-level optimization information (peephole only)
//
- virtual const MachineInstrInfo& getInstrInfo() const = 0;
- virtual const MachineSchedInfo& getSchedInfo() const = 0;
- virtual const MachineRegInfo& getRegInfo() const = 0;
-
- //
- // Data storage information
+ virtual const TargetInstrInfo& getInstrInfo() const = 0;
+ virtual const TargetSchedInfo& getSchedInfo() const = 0;
+ virtual const TargetRegInfo& getRegInfo() const = 0;
+ virtual const TargetFrameInfo& getFrameInfo() const = 0;
+ const TargetData &getTargetData() const { return DataLayout; }
+
+ /// getRegisterInfo - If register information is available, return it. If
+ /// not, return null. This is kept separate from RegInfo until RegInfo has
+ /// details of graph coloring register allocation removed from it.
+ ///
+ virtual const MRegisterInfo* getRegisterInfo() const { return 0; }
+
+ /// getJITInfo - If this target supports a JIT, return information for it,
+ /// otherwise return null.
+ ///
+ virtual TargetJITInfo *getJITInfo() { return 0; }
+
+ // Data storage information. FIXME, this should be moved out to sparc
+ // specific code.
//
- virtual unsigned int findOptimalStorageSize (const Type* ty) const;
+ virtual unsigned findOptimalStorageSize(const Type* ty) const;
- //
- // compileMethod - Everything neccesary to compile a method into the
- // built in representation. This allows the target to have complete control
- // over how it does compilation. This does not emit assembly or output
- // machine code, however; those are done later.
- //
- virtual bool compileMethod(Method *M) = 0;
+ /// addPassesToEmitAssembly - Add passes to the specified pass manager to get
+ /// assembly langage code emitted. Typically this will involve several steps
+ /// of code generation. This method should return true if assembly emission
+ /// is not supported.
+ ///
+ virtual bool addPassesToEmitAssembly(PassManager &PM, std::ostream &Out) {
+ return true;
+ }
- //
- // emitAssembly - Output assembly language code (a .s file) for the specified
- // method. The specified method must have been compiled before this may be
- // used.
- //
- virtual void emitAssembly(const Module *M, ostream &OutStr) const = 0;
+ /// addPassesToEmitMachineCode - Add passes to the specified pass manager to
+ /// get machine code emitted. This uses a MachineCodeEmitter object to handle
+ /// actually outputting the machine code and resolving things like the address
+ /// of functions. This method should returns true if machine code emission is
+ /// not supported.
+ ///
+ virtual bool addPassesToEmitMachineCode(FunctionPassManager &PM,
+ MachineCodeEmitter &MCE) {
+ return true;
+ }
};
+} // End llvm namespace
+
#endif
projects / oota-llvm.git / blobdiff