Temporarily disable Hexagon tests. They are failing on OS X

[oota-llvm.git] / test / CodeGen / ARM / long_shift.ll

diff --git a/test/CodeGen/ARM/long_shift.ll b/test/CodeGen/ARM/long_shift.ll
index 76332cc290ccf48664937fee7b06c8a40f49f2c7..d5aac2e3ddaf5f86e61d4cb0ee8f35c3c8039712 100644 (file)
--- a/test/CodeGen/ARM/long_shift.ll
+++ b/test/CodeGen/ARM/long_shift.ll
@@ -2,8 +2,8 @@
 
 define i64 @f0(i64 %A, i64 %B) {
 ; CHECK: f0
-; CHECK:      movs    r3, r3, lsr #1
-; CHECK-NEXT: mov     r2, r2, rrx
+; CHECK:      lsrs    r3, r3, #1
+; CHECK-NEXT: rrx     r2, r2
 ; CHECK-NEXT: subs    r0, r0, r2
 ; CHECK-NEXT: sbc     r1, r1, r3
        %tmp = bitcast i64 %A to i64
@@ -14,7 +14,7 @@ define i64 @f0(i64 %A, i64 %B) {
 
 define i32 @f1(i64 %x, i64 %y) {
 ; CHECK: f1
-; CHECK: mov r0, r0, lsl r2
+; CHECK: lsl{{.*}}r2
        %a = shl i64 %x, %y
        %b = trunc i64 %a to i32
        ret i32 %b
@@ -22,12 +22,12 @@ define i32 @f1(i64 %x, i64 %y) {
 
 define i32 @f2(i64 %x, i64 %y) {
 ; CHECK: f2
-; CHECK:      mov     r0, r0, lsr r2
-; CHECK-NEXT: rsb     r12, r2, #32
+; CHECK:      lsr{{.*}}r2
+; CHECK-NEXT: rsb     r3, r2, #32
 ; CHECK-NEXT: sub     r2, r2, #32
 ; CHECK-NEXT: cmp     r2, #0
-; CHECK-NEXT: orr     r0, r0, r1, lsl r12
-; CHECK-NEXT: movge   r0, r1, asr r2
+; CHECK-NEXT: orr     r0, r0, r1, lsl r3
+; CHECK-NEXT: asrge   r0, r1, r2
        %a = ashr i64 %x, %y
        %b = trunc i64 %a to i32
        ret i32 %b
@@ -35,12 +35,12 @@ define i32 @f2(i64 %x, i64 %y) {
 
 define i32 @f3(i64 %x, i64 %y) {
 ; CHECK: f3
-; CHECK:      mov     r0, r0, lsr r2
-; CHECK-NEXT: rsb     r12, r2, #32
+; CHECK:      lsr{{.*}}r2
+; CHECK-NEXT: rsb     r3, r2, #32
 ; CHECK-NEXT: sub     r2, r2, #32
 ; CHECK-NEXT: cmp     r2, #0
-; CHECK-NEXT: orr     r0, r0, r1, lsl r12
-; CHECK-NEXT: movge   r0, r1, lsr r2
+; CHECK-NEXT: orr     r0, r0, r1, lsl r3
+; CHECK-NEXT: lsrge   r0, r1, r2
        %a = lshr i64 %x, %y
        %b = trunc i64 %a to i32
        ret i32 %b