Reapply r155682, making constant folding more consistent, with a fix to work

[oota-llvm.git] / test / CodeGen / PTX / intrinsic.ll

diff --git a/test/CodeGen/PTX/intrinsic.ll b/test/CodeGen/PTX/intrinsic.ll
index 804d8b5f95ddaa37dd803138854ad1ea7d54a6a0..9f37ead38d7f94512ebad896f4acc57d3b296e5c 100644 (file)
--- a/test/CodeGen/PTX/intrinsic.ll
+++ b/test/CodeGen/PTX/intrinsic.ll
@@ -1,139 +1,281 @@
-; RUN: llc < %s -march=ptx | FileCheck %s
+; RUN: llc < %s -march=ptx32 -mattr=+ptx20 | FileCheck %s
 
-define ptx_device i16 @tid_x() {
-; CHECK: mov.u16 rh0, tid.x;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.tid.x()
-       ret i16 %x
+define ptx_device i32 @test_tid_x() {
+; CHECK: mov.u32 %ret0, %tid.x;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.tid.x()
+       ret i32 %x
 }
 
-define ptx_device i16 @tid_y() {
-; CHECK: mov.u16 rh0, tid.y;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.tid.y()
-       ret i16 %x
+define ptx_device i32 @test_tid_y() {
+; CHECK: mov.u32 %ret0, %tid.y;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.tid.y()
+       ret i32 %x
 }
 
-define ptx_device i16 @tid_z() {
-; CHECK: mov.u16 rh0, tid.z;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.tid.z()
-       ret i16 %x
+define ptx_device i32 @test_tid_z() {
+; CHECK: mov.u32 %ret0, %tid.z;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.tid.z()
+       ret i32 %x
 }
 
-define ptx_device i16 @tid_w() {
-; CHECK: mov.u16 rh0, tid.w;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.tid.w()
-       ret i16 %x
+define ptx_device i32 @test_tid_w() {
+; CHECK: mov.u32 %ret0, %tid.w;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.tid.w()
+       ret i32 %x
 }
 
-define ptx_device i16 @ntid_x() {
-; CHECK: mov.u16 rh0, ntid.x;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.ntid.x()
-       ret i16 %x
+define ptx_device i32 @test_ntid_x() {
+; CHECK: mov.u32 %ret0, %ntid.x;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.ntid.x()
+       ret i32 %x
 }
 
-define ptx_device i16 @ntid_y() {
-; CHECK: mov.u16 rh0, ntid.y;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.ntid.y()
-       ret i16 %x
+define ptx_device i32 @test_ntid_y() {
+; CHECK: mov.u32 %ret0, %ntid.y;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.ntid.y()
+       ret i32 %x
 }
 
-define ptx_device i16 @ntid_z() {
-; CHECK: mov.u16 rh0, ntid.z;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.ntid.z()
-       ret i16 %x
+define ptx_device i32 @test_ntid_z() {
+; CHECK: mov.u32 %ret0, %ntid.z;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.ntid.z()
+       ret i32 %x
 }
 
-define ptx_device i16 @ntid_w() {
-; CHECK: mov.u16 rh0, ntid.w;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.ntid.w()
-       ret i16 %x
+define ptx_device i32 @test_ntid_w() {
+; CHECK: mov.u32 %ret0, %ntid.w;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.ntid.w()
+       ret i32 %x
 }
 
-define ptx_device i16 @ctaid_x() {
-; CHECK: mov.u16 rh0, ctaid.x;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.ctaid.x()
-       ret i16 %x
+define ptx_device i32 @test_laneid() {
+; CHECK: mov.u32 %ret0, %laneid;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.laneid()
+       ret i32 %x
 }
 
-define ptx_device i16 @ctaid_y() {
-; CHECK: mov.u16 rh0, ctaid.y;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.ctaid.y()
-       ret i16 %x
+define ptx_device i32 @test_warpid() {
+; CHECK: mov.u32 %ret0, %warpid;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.warpid()
+       ret i32 %x
 }
 
-define ptx_device i16 @ctaid_z() {
-; CHECK: mov.u16 rh0, ctaid.z;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.ctaid.z()
-       ret i16 %x
+define ptx_device i32 @test_nwarpid() {
+; CHECK: mov.u32 %ret0, %nwarpid;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.nwarpid()
+       ret i32 %x
 }
 
-define ptx_device i16 @ctaid_w() {
-; CHECK: mov.u16 rh0, ctaid.w;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.ctaid.w()
-       ret i16 %x
+define ptx_device i32 @test_ctaid_x() {
+; CHECK: mov.u32 %ret0, %ctaid.x;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.ctaid.x()
+       ret i32 %x
 }
 
-define ptx_device i16 @nctaid_x() {
-; CHECK: mov.u16 rh0, nctaid.x;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.nctaid.x()
-       ret i16 %x
+define ptx_device i32 @test_ctaid_y() {
+; CHECK: mov.u32 %ret0, %ctaid.y;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.ctaid.y()
+       ret i32 %x
 }
 
-define ptx_device i16 @nctaid_y() {
-; CHECK: mov.u16 rh0, nctaid.y;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.nctaid.y()
-       ret i16 %x
+define ptx_device i32 @test_ctaid_z() {
+; CHECK: mov.u32 %ret0, %ctaid.z;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.ctaid.z()
+       ret i32 %x
 }
 
-define ptx_device i16 @nctaid_z() {
-; CHECK: mov.u16 rh0, nctaid.z;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.nctaid.z()
-       ret i16 %x
+define ptx_device i32 @test_ctaid_w() {
+; CHECK: mov.u32 %ret0, %ctaid.w;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.ctaid.w()
+       ret i32 %x
 }
 
-define ptx_device i16 @nctaid_w() {
-; CHECK: mov.u16 rh0, nctaid.w;
-; CHECK-NEXT: ret;
-       %x = call i16 @llvm.ptx.read.nctaid.w()
-       ret i16 %x
+define ptx_device i32 @test_nctaid_x() {
+; CHECK: mov.u32 %ret0, %nctaid.x;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.nctaid.x()
+       ret i32 %x
 }
 
-define ptx_device void @bar_sync() {
+define ptx_device i32 @test_nctaid_y() {
+; CHECK: mov.u32 %ret0, %nctaid.y;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.nctaid.y()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_nctaid_z() {
+; CHECK: mov.u32 %ret0, %nctaid.z;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.nctaid.z()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_nctaid_w() {
+; CHECK: mov.u32 %ret0, %nctaid.w;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.nctaid.w()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_smid() {
+; CHECK: mov.u32 %ret0, %smid;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.smid()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_nsmid() {
+; CHECK: mov.u32 %ret0, %nsmid;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.nsmid()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_gridid() {
+; CHECK: mov.u32 %ret0, %gridid;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.gridid()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_lanemask_eq() {
+; CHECK: mov.u32 %ret0, %lanemask_eq;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.lanemask.eq()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_lanemask_le() {
+; CHECK: mov.u32 %ret0, %lanemask_le;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.lanemask.le()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_lanemask_lt() {
+; CHECK: mov.u32 %ret0, %lanemask_lt;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.lanemask.lt()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_lanemask_ge() {
+; CHECK: mov.u32 %ret0, %lanemask_ge;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.lanemask.ge()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_lanemask_gt() {
+; CHECK: mov.u32 %ret0, %lanemask_gt;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.lanemask.gt()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_clock() {
+; CHECK: mov.u32 %ret0, %clock;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.clock()
+       ret i32 %x
+}
+
+define ptx_device i64 @test_clock64() {
+; CHECK: mov.u64 %ret0, %clock64;
+; CHECK: ret;
+       %x = call i64 @llvm.ptx.read.clock64()
+       ret i64 %x
+}
+
+define ptx_device i32 @test_pm0() {
+; CHECK: mov.u32 %ret0, %pm0;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.pm0()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_pm1() {
+; CHECK: mov.u32 %ret0, %pm1;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.pm1()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_pm2() {
+; CHECK: mov.u32 %ret0, %pm2;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.pm2()
+       ret i32 %x
+}
+
+define ptx_device i32 @test_pm3() {
+; CHECK: mov.u32 %ret0, %pm3;
+; CHECK: ret;
+       %x = call i32 @llvm.ptx.read.pm3()
+       ret i32 %x
+}
+
+define ptx_device void @test_bar_sync() {
 ; CHECK: bar.sync 0
-; CHECK-NEXT: ret;
+; CHECK: ret;
        call void @llvm.ptx.bar.sync(i32 0)
        ret void
 }
 
-declare i16 @llvm.ptx.read.tid.x()
-declare i16 @llvm.ptx.read.tid.y()
-declare i16 @llvm.ptx.read.tid.z()
-declare i16 @llvm.ptx.read.tid.w()
-declare i16 @llvm.ptx.read.ntid.x()
-declare i16 @llvm.ptx.read.ntid.y()
-declare i16 @llvm.ptx.read.ntid.z()
-declare i16 @llvm.ptx.read.ntid.w()
-declare i16 @llvm.ptx.read.ctaid.x()
-declare i16 @llvm.ptx.read.ctaid.y()
-declare i16 @llvm.ptx.read.ctaid.z()
-declare i16 @llvm.ptx.read.ctaid.w()
-declare i16 @llvm.ptx.read.nctaid.x()
-declare i16 @llvm.ptx.read.nctaid.y()
-declare i16 @llvm.ptx.read.nctaid.z()
-declare i16 @llvm.ptx.read.nctaid.w()
+declare i32 @llvm.ptx.read.tid.x()
+declare i32 @llvm.ptx.read.tid.y()
+declare i32 @llvm.ptx.read.tid.z()
+declare i32 @llvm.ptx.read.tid.w()
+declare i32 @llvm.ptx.read.ntid.x()
+declare i32 @llvm.ptx.read.ntid.y()
+declare i32 @llvm.ptx.read.ntid.z()
+declare i32 @llvm.ptx.read.ntid.w()
+
+declare i32 @llvm.ptx.read.laneid()
+declare i32 @llvm.ptx.read.warpid()
+declare i32 @llvm.ptx.read.nwarpid()
+
+declare i32 @llvm.ptx.read.ctaid.x()
+declare i32 @llvm.ptx.read.ctaid.y()
+declare i32 @llvm.ptx.read.ctaid.z()
+declare i32 @llvm.ptx.read.ctaid.w()
+declare i32 @llvm.ptx.read.nctaid.x()
+declare i32 @llvm.ptx.read.nctaid.y()
+declare i32 @llvm.ptx.read.nctaid.z()
+declare i32 @llvm.ptx.read.nctaid.w()
+
+declare i32 @llvm.ptx.read.smid()
+declare i32 @llvm.ptx.read.nsmid()
+declare i32 @llvm.ptx.read.gridid()
+
+declare i32 @llvm.ptx.read.lanemask.eq()
+declare i32 @llvm.ptx.read.lanemask.le()
+declare i32 @llvm.ptx.read.lanemask.lt()
+declare i32 @llvm.ptx.read.lanemask.ge()
+declare i32 @llvm.ptx.read.lanemask.gt()
+
+declare i32 @llvm.ptx.read.clock()
+declare i64 @llvm.ptx.read.clock64()
+
+declare i32 @llvm.ptx.read.pm0()
+declare i32 @llvm.ptx.read.pm1()
+declare i32 @llvm.ptx.read.pm2()
+declare i32 @llvm.ptx.read.pm3()
 
 declare void @llvm.ptx.bar.sync(i32 %i)