Add readcyclecounter lowering on PPC64.
authorHal Finkel <hfinkel@anl.gov>
Sat, 4 Aug 2012 14:10:46 +0000 (14:10 +0000)
committerHal Finkel <hfinkel@anl.gov>
Sat, 4 Aug 2012 14:10:46 +0000 (14:10 +0000)
commit8cc3474f72388836fa4ca7d3622289fb9ee08b41
treeff2efb5d8b676af7332ad5a3df07759354943f3f
parentad62e92279bc0b14c54db94dd794082c8b8edd9e
Add readcyclecounter lowering on PPC64.

On PPC64, this can be done with a simple TableGen pattern.
To enable this, I've added the (otherwise missing) readcyclecounter
SDNode definition to TargetSelectionDAG.td.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@161302 91177308-0d34-0410-b5e6-96231b3b80d8
include/llvm/Target/TargetSelectionDAG.td
lib/Target/PowerPC/PPCISelLowering.cpp
lib/Target/PowerPC/PPCInstr64Bit.td
test/CodeGen/PowerPC/ppc64-cyclecounter.ll [new file with mode: 0644]