projects
/
oota-llvm.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
35adbb3
)
Tidy up.
author
Jim Grosbach
<grosbach@apple.com>
Wed, 17 Aug 2011 19:53:53 +0000
(19:53 +0000)
committer
Jim Grosbach
<grosbach@apple.com>
Wed, 17 Aug 2011 19:53:53 +0000
(19:53 +0000)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137856
91177308
-0d34-0410-b5e6-
96231b3b80d8
lib/Target/ARM/Thumb1RegisterInfo.cpp
patch
|
blob
|
history
diff --git
a/lib/Target/ARM/Thumb1RegisterInfo.cpp
b/lib/Target/ARM/Thumb1RegisterInfo.cpp
index 107c86be70fe45e24ccd602793e946e9a03dece8..53476def9d40171e015f71dda95982d310d86cf5 100644
(file)
--- a/
lib/Target/ARM/Thumb1RegisterInfo.cpp
+++ b/
lib/Target/ARM/Thumb1RegisterInfo.cpp
@@
-264,8
+264,7
@@
void llvm::emitThumbRegPlusImmediate(MachineBasicBlock &MBB,
if (NeedPred)
MIB = AddDefaultPred(MIB);
MIB.setMIFlags(MIFlags);
if (NeedPred)
MIB = AddDefaultPred(MIB);
MIB.setMIFlags(MIFlags);
- }
- else {
+ } else {
bool isKill = BaseReg != ARM::SP;
MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII.get(Opc), DestReg);
if (NeedCC)
bool isKill = BaseReg != ARM::SP;
MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII.get(Opc), DestReg);
if (NeedCC)