Add tests for NEON encodings of vcge and vacge.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@117274 91177308-0d34-0410-b5e6-96231b3b80d8

diff --git a/lib/Target/ARM/ARMInstrNEON.td b/lib/Target/ARM/ARMInstrNEON.td
index d100759948acda0e32dd1555347a73b05d325c73..1e123c5fe47a660c3f8e9456f5c2ece63f326ed5 100644 (file)
--- a/lib/Target/ARM/ARMInstrNEON.td
+++ b/lib/Target/ARM/ARMInstrNEON.td
@@ -2806,6 +2806,7 @@ def  VCGEfd   : N3VD<1,0,0b00,0b1110,0, IIC_VBIND, "vcge", "f32", v2i32, v2f32,
 def  VCGEfq   : N3VQ<1,0,0b00,0b1110,0, IIC_VBINQ, "vcge", "f32", v4i32, v4f32,
                      NEONvcge, 0>;
 // For disassembly only.
+// FIXME: This instruction's encoding MAY NOT BE correct.
 defm VCGEz    : N2V_QHS_cmp<0b11, 0b11, 0b01, 0b00001, 0, "vcge", "s",
                             "$dst, $src, #0">;
 // For disassembly only.

diff --git a/test/MC/ARM/neon-cmp-encoding.ll b/test/MC/ARM/neon-cmp-encoding.ll
index 955fea523870f54126566d956cac2d53c6f5077a..590535abd5e088401f51210ed3fb9b9e79f3bdda 100644 (file)
--- a/test/MC/ARM/neon-cmp-encoding.ll
+++ b/test/MC/ARM/neon-cmp-encoding.ll
@@ -1,5 +1,10 @@
 ; RUN: llc -show-mc-encoding -march=arm -mcpu=cortex-a8 -mattr=+neon < %s | FileCheck %s
 
+; FIXME: We cannot currently test the following instructions, which are 
+; currently marked as for-disassembly only in the .td files:
+;  - VCEQz
+;  - VCGEz, VCLEz
+
 ; CHECK: vceq_8xi8
 define <8 x i8> @vceq_8xi8(<8 x i8>* %A, <8 x i8>* %B) nounwind {
        %tmp1 = load <8 x i8>* %A
@@ -80,6 +85,163 @@ define <4 x i32> @vceq_4xfloat(<4 x float>* %A, <4 x float>* %B) nounwind {
        ret <4 x i32> %tmp4
 }
 
-; FIXME: We cannot currently test the vceq with immediate zero, because we do
-; not code generate it at this time.
+; CHECK: vcges_8xi8
+define <8 x i8> @vcges_8xi8(<8 x i8>* %A, <8 x i8>* %B) nounwind {
+       %tmp1 = load <8 x i8>* %A
+       %tmp2 = load <8 x i8>* %B
+; CHECK: vcge.s8       d16, d16, d17           @ encoding: [0xb1,0x03,0x40,0xf2]
+       %tmp3 = icmp sge <8 x i8> %tmp1, %tmp2
+  %tmp4 = sext <8 x i1> %tmp3 to <8 x i8>
+       ret <8 x i8> %tmp4
+}
+
+; CHECK: vcges_4xi16
+define <4 x i16> @vcges_4xi16(<4 x i16>* %A, <4 x i16>* %B) nounwind {
+       %tmp1 = load <4 x i16>* %A
+       %tmp2 = load <4 x i16>* %B
+       %tmp3 = icmp sge <4 x i16> %tmp1, %tmp2
+; CHECK: vcge.s16      d16, d16, d17   @ encoding: [0xb1,0x03,0x50,0xf2]
+  %tmp4 = sext <4 x i1> %tmp3 to <4 x i16>
+       ret <4 x i16> %tmp4
+}
+
+; CHECK: vcges_2xi32
+define <2 x i32> @vcges_2xi32(<2 x i32>* %A, <2 x i32>* %B) nounwind {
+       %tmp1 = load <2 x i32>* %A
+       %tmp2 = load <2 x i32>* %B
+; CHECK: vcge.s32      d16, d16, d17   @ encoding: [0xb1,0x03,0x60,0xf2]
+       %tmp3 = icmp sge <2 x i32> %tmp1, %tmp2
+  %tmp4 = sext <2 x i1> %tmp3 to <2 x i32>
+       ret <2 x i32> %tmp4
+}
+
+; CHECK: vcgeu_8xi8
+define <8 x i8> @vcgeu_8xi8(<8 x i8>* %A, <8 x i8>* %B) nounwind {
+       %tmp1 = load <8 x i8>* %A
+       %tmp2 = load <8 x i8>* %B
+; CHECK: vcge.u8       d16, d16, d17           @ encoding: [0xb1,0x03,0x40,0xf3]
+       %tmp3 = icmp uge <8 x i8> %tmp1, %tmp2
+  %tmp4 = sext <8 x i1> %tmp3 to <8 x i8>
+       ret <8 x i8> %tmp4
+}
+
+; CHECK: vcgeu_4xi16
+define <4 x i16> @vcgeu_4xi16(<4 x i16>* %A, <4 x i16>* %B) nounwind {
+       %tmp1 = load <4 x i16>* %A
+       %tmp2 = load <4 x i16>* %B
+; CHECK: vcge.u16      d16, d16, d17   @ encoding: [0xb1,0x03,0x50,0xf3]
+       %tmp3 = icmp uge <4 x i16> %tmp1, %tmp2
+  %tmp4 = sext <4 x i1> %tmp3 to <4 x i16>
+       ret <4 x i16> %tmp4
+}
+
+; CHECK: vcgeu_2xi32
+define <2 x i32> @vcgeu_2xi32(<2 x i32>* %A, <2 x i32>* %B) nounwind {
+       %tmp1 = load <2 x i32>* %A
+       %tmp2 = load <2 x i32>* %B
+       %tmp3 = icmp uge <2 x i32> %tmp1, %tmp2
+; CHECK: vcge.u32      d16, d16, d17   @ encoding: [0xb1,0x03,0x60,0xf3]
+  %tmp4 = sext <2 x i1> %tmp3 to <2 x i32>
+       ret <2 x i32> %tmp4
+}
+
+; CHECK: vcge_2xfloat
+define <2 x i32> @vcge_2xfloat(<2 x float>* %A, <2 x float>* %B) nounwind {
+       %tmp1 = load <2 x float>* %A
+       %tmp2 = load <2 x float>* %B
+; CHECK: vcge.f32      d16, d16, d17   @ encoding: [0xa1,0x0e,0x40,0xf3]
+       %tmp3 = fcmp oge <2 x float> %tmp1, %tmp2
+  %tmp4 = sext <2 x i1> %tmp3 to <2 x i32>
+       ret <2 x i32> %tmp4
+}
+
+; CHECK: vcges_16xi8
+define <16 x i8> @vcges_16xi8(<16 x i8>* %A, <16 x i8>* %B) nounwind {
+       %tmp1 = load <16 x i8>* %A
+       %tmp2 = load <16 x i8>* %B
+; CHECK: vcge.s8       q8, q8, q9              @ encoding: [0xf2,0x03,0x40,0xf2]
+       %tmp3 = icmp sge <16 x i8> %tmp1, %tmp2
+  %tmp4 = sext <16 x i1> %tmp3 to <16 x i8>
+       ret <16 x i8> %tmp4
+}
+
+; CHECK: vcges_8xi16
+define <8 x i16> @vcges_8xi16(<8 x i16>* %A, <8 x i16>* %B) nounwind {
+       %tmp1 = load <8 x i16>* %A
+       %tmp2 = load <8 x i16>* %B
+; CHECK: vcge.s16      q8, q8, q9      @ encoding: [0xf2,0x03,0x50,0xf2]
+       %tmp3 = icmp sge <8 x i16> %tmp1, %tmp2
+  %tmp4 = sext <8 x i1> %tmp3 to <8 x i16>
+       ret <8 x i16> %tmp4
+}
+
+; CHECK: vcges_4xi32
+define <4 x i32> @vcges_4xi32(<4 x i32>* %A, <4 x i32>* %B) nounwind {
+       %tmp1 = load <4 x i32>* %A
+       %tmp2 = load <4 x i32>* %B
+; CHECK: vcge.s32      q8, q8, q9      @ encoding: [0xf2,0x03,0x60,0xf2]
+       %tmp3 = icmp sge <4 x i32> %tmp1, %tmp2
+  %tmp4 = sext <4 x i1> %tmp3 to <4 x i32>
+       ret <4 x i32> %tmp4
+}
+
+; CHECK: vcgeu_16xi8
+define <16 x i8> @vcgeu_16xi8(<16 x i8>* %A, <16 x i8>* %B) nounwind {
+       %tmp1 = load <16 x i8>* %A
+       %tmp2 = load <16 x i8>* %B
+; CHECK: vcge.u8       q8, q8, q9              @ encoding: [0xf2,0x03,0x40,0xf3]
+       %tmp3 = icmp uge <16 x i8> %tmp1, %tmp2
+  %tmp4 = sext <16 x i1> %tmp3 to <16 x i8>
+       ret <16 x i8> %tmp4
+}
+
+; CHECK: vcgeu_8xi16
+define <8 x i16> @vcgeu_8xi16(<8 x i16>* %A, <8 x i16>* %B) nounwind {
+       %tmp1 = load <8 x i16>* %A
+       %tmp2 = load <8 x i16>* %B
+; CHECK: vcge.u16      q8, q8, q9      @ encoding: [0xf2,0x03,0x50,0xf3]
+       %tmp3 = icmp uge <8 x i16> %tmp1, %tmp2
+  %tmp4 = sext <8 x i1> %tmp3 to <8 x i16>
+       ret <8 x i16> %tmp4
+}
+
+; CHECK: vcgeu_4xi32
+define <4 x i32> @vcgeu_4xi32(<4 x i32>* %A, <4 x i32>* %B) nounwind {
+       %tmp1 = load <4 x i32>* %A
+       %tmp2 = load <4 x i32>* %B
+; CHECK: vcge.u32      q8, q8, q9      @ encoding: [0xf2,0x03,0x60,0xf3]
+       %tmp3 = icmp uge <4 x i32> %tmp1, %tmp2
+  %tmp4 = sext <4 x i1> %tmp3 to <4 x i32>
+       ret <4 x i32> %tmp4
+}
+
+; CHECK: vcge_4xfloat
+define <4 x i32> @vcge_4xfloat(<4 x float>* %A, <4 x float>* %B) nounwind {
+       %tmp1 = load <4 x float>* %A
+       %tmp2 = load <4 x float>* %B
+; CHECK: vcge.f32      q8, q8, q9      @ encoding: [0xe2,0x0e,0x40,0xf3]
+       %tmp3 = fcmp oge <4 x float> %tmp1, %tmp2
+  %tmp4 = sext <4 x i1> %tmp3 to <4 x i32>
+       ret <4 x i32> %tmp4
+}
 
+declare <2 x i32> @llvm.arm.neon.vacged(<2 x float>, <2 x float>) nounwind readnone
+declare <4 x i32> @llvm.arm.neon.vacgeq(<4 x float>, <4 x float>) nounwind readnone
+
+; CHECK: vacge_2xfloat
+define <2 x i32> @vacge_2xfloat(<2 x float>* %A, <2 x float>* %B) nounwind {
+       %tmp1 = load <2 x float>* %A
+       %tmp2 = load <2 x float>* %B
+; vacge.f32    d16, d16, d17   @ encoding: [0xb1,0x0e,0x40,0xf3]
+       %tmp3 = call <2 x i32> @llvm.arm.neon.vacged(<2 x float> %tmp1, <2 x float> %tmp2)
+       ret <2 x i32> %tmp3
+}
+
+; CHECK: vacge_4xfloat
+define <4 x i32> @vacge_4xfloat(<4 x float>* %A, <4 x float>* %B) nounwind {
+       %tmp1 = load <4 x float>* %A
+       %tmp2 = load <4 x float>* %B
+; CHECK: vacge.f32     q8, q8, q9      @ encoding: [0xf2,0x0e,0x40,0xf3]
+       %tmp3 = call <4 x i32> @llvm.arm.neon.vacgeq(<4 x float> %tmp1, <4 x float> %tmp2)
+       ret <4 x i32> %tmp3
+}