powerpc/e6500: add TMCFG0 register definition
authorTudor Laurentiu <b10716@freescale.com>
Wed, 23 Sep 2015 15:06:22 +0000 (18:06 +0300)
committerPaul Mackerras <paulus@samba.org>
Thu, 15 Oct 2015 04:58:16 +0000 (15:58 +1100)
The register is not currently used in the base kernel
but will be in a forthcoming kvm patch.

Signed-off-by: Laurentiu Tudor <Laurentiu.Tudor@freescale.com>
Acked-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Paul Mackerras <paulus@samba.org>
arch/powerpc/include/asm/reg_booke.h

index 16547efa2d5a3d0d46d5cce8ba132263c1d2565b..2fef74b474f0a239b0c4aa29607dde1cbc93f64b 100644 (file)
 #define MMUBE1_VBE4            0x00000002
 #define MMUBE1_VBE5            0x00000001
 
+#define TMRN_TMCFG0      16    /* Thread Management Configuration Register 0 */
+#define TMRN_TMCFG0_NPRIBITS       0x003f0000 /* Bits of thread priority */
+#define TMRN_TMCFG0_NPRIBITS_SHIFT 16
+#define TMRN_TMCFG0_NATHRD         0x00003f00 /* Number of active threads */
+#define TMRN_TMCFG0_NATHRD_SHIFT   8
+#define TMRN_TMCFG0_NTHRD          0x0000003f /* Number of threads */
 #define TMRN_IMSR0     0x120   /* Initial MSR Register 0 (e6500) */
 #define TMRN_IMSR1     0x121   /* Initial MSR Register 1 (e6500) */
 #define TMRN_INIA0     0x140   /* Next Instruction Address Register 0 */