projects
/
oota-llvm.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
4ab1553
)
Perform bitconvert to proper type
author
Anton Korobeynikov
<asl@math.spbu.ru>
Mon, 3 Aug 2009 08:14:14 +0000
(08:14 +0000)
committer
Anton Korobeynikov
<asl@math.spbu.ru>
Mon, 3 Aug 2009 08:14:14 +0000
(08:14 +0000)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@77965
91177308
-0d34-0410-b5e6-
96231b3b80d8
lib/Target/X86/X86ISelLowering.cpp
patch
|
blob
|
history
diff --git
a/lib/Target/X86/X86ISelLowering.cpp
b/lib/Target/X86/X86ISelLowering.cpp
index a46ec1cf62f4064b6a95af7ffc516394230b2094..298a5a837831566bb7f8bdf9571e3bf24cd71b95 100644
(file)
--- a/
lib/Target/X86/X86ISelLowering.cpp
+++ b/
lib/Target/X86/X86ISelLowering.cpp
@@
-1448,8
+1448,7
@@
X86TargetLowering::LowerFORMAL_ARGUMENTS(SDValue Op, SelectionDAG &DAG) {
ArgValue = DAG.getNode(ISD::AssertZext, dl, RegVT, ArgValue,
DAG.getValueType(VA.getValVT()));
else if (VA.getLocInfo() == CCValAssign::BCvt)
- ArgValue = DAG.getNode(ISD::BIT_CONVERT, dl, RegVT, ArgValue,
- DAG.getValueType(VA.getValVT()));
+ ArgValue = DAG.getNode(ISD::BIT_CONVERT, dl, VA.getValVT(), ArgValue);
if (VA.isExtInLoc()) {
// Handle MMX values passed in XMM regs.