ARM: zynq: DT: Add missing interrupt for L2 pl310
authorAlex Wilson <alex.david.wilson@gmail.com>
Sat, 18 Jul 2015 02:23:55 +0000 (20:23 -0600)
committerMichal Simek <michal.simek@xilinx.com>
Fri, 31 Jul 2015 08:50:05 +0000 (10:50 +0200)
Add pl310 interrupt to the Zynq devicetree.

Signed-off-by: Alex Wilson <alex.david.wilson@gmail.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
arch/arm/boot/dts/zynq-7000.dtsi

index d373b3860333e478f771fe66e8b85d1717b842f9..ac0a6a09b65283b22e0350c10c5c57c6850820ed 100644 (file)
                L2: cache-controller@f8f02000 {
                        compatible = "arm,pl310-cache";
                        reg = <0xF8F02000 0x1000>;
+                       interrupts = <0 2 4>;
                        arm,data-latency = <3 2 2>;
                        arm,tag-latency = <2 2 2>;
                        cache-unified;