In future it will be modified to support more rockchip platforms.
Change-Id: I5cd7ce555eefe08b12fbfcda8ef445c4b169e8c6
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
+++ /dev/null
-* Rockchip rk3399 DMC(Dynamic Memory Controller) device
-
-Required properties:
-- compatible: Must be "rockchip,rk3399-dmc".
-- devfreq-events: Node to get DDR loading, Refer to
- Documentation/devicetree/bindings/devfreq/rockchip-dfi.txt
-- interrupts: The interrupt number to the CPU. The interrupt specifier format
- depends on the interrupt controller. It should be DCF interrupts,
- when DDR dvfs finish, it will happen.
-- clocks: Phandles for clock specified in "clock-names" property
-- clock-names : The name of clock used by the DFI, must be "pclk_ddr_mon";
-- operating-points-v2: Refer to Documentation/devicetree/bindings/power/opp.txt
- for details.
-- center-supply: DMC supply node.
-- status: Marks the node enabled/disabled.
-
-Optional properties:
-- ddr_timing: DDR timing need to pass to arm trust firmware
-- upthreshold: The upthreshold to simpleondeamnd policy
-- downdifferential: The downdifferential to simpleondeamnd policy
-
-Example:
-
- ddr_timing: ddr_timing {
- compatible = "rockchip,ddr-timing";
- ddr3_speed_bin = <21>;
- pd_idle = <0>;
- sr_idle = <0>;
- sr_mc_gate_idle = <0>;
- srpd_lite_idle = <0>;
- standby_idle = <0>;
- dram_dll_dis_freq = <300>;
- phy_dll_dis_freq = <125>;
-
- ddr3_odt_dis_freq = <333>;
- ddr3_drv = <DDR3_DS_40ohm>;
- ddr3_odt = <DDR3_ODT_120ohm>;
- phy_ddr3_ca_drv = <PHY_DRV_ODT_40>;
- phy_ddr3_dq_drv = <PHY_DRV_ODT_40>;
- phy_ddr3_odt = <PHY_DRV_ODT_240>;
-
- lpddr3_odt_dis_freq = <333>;
- lpddr3_drv = <LP3_DS_34ohm>;
- lpddr3_odt = <LP3_ODT_240ohm>;
- phy_lpddr3_ca_drv = <PHY_DRV_ODT_40>;
- phy_lpddr3_dq_drv = <PHY_DRV_ODT_40>;
- phy_lpddr3_odt = <PHY_DRV_ODT_240>;
-
- lpddr4_odt_dis_freq = <333>;
- lpddr4_drv = <LP4_PDDS_60ohm>;
- lpddr4_dq_odt = <LP4_DQ_ODT_40ohm>;
- lpddr4_ca_odt = <LP4_CA_ODT_40ohm>;
- phy_lpddr4_ca_drv = <PHY_DRV_ODT_40>;
- phy_lpddr4_ck_cs_drv = <PHY_DRV_ODT_80>;
- phy_lpddr4_dq_drv = <PHY_DRV_ODT_80>;
- phy_lpddr4_odt = <PHY_DRV_ODT_60>;
- };
-
- dmc_opp_table: dmc_opp_table {
- compatible = "operating-points-v2";
-
- opp00 {
- opp-hz = /bits/ 64 <300000000>;
- opp-microvolt = <900000>;
- };
- opp01 {
- opp-hz = /bits/ 64 <666000000>;
- opp-microvolt = <900000>;
- };
- };
-
- dmc: dmc {
- compatible = "rockchip,rk3399-dmc";
- devfreq-events = <&dfi>;
- interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&cru SCLK_DDRCLK>;
- clock-names = "dmc_clk";
- ddr_timing = <&ddr_timing>;
- operating-points-v2 = <&dmc_opp_table>;
- center-supply = <&ppvar_centerlogic>;
- upthreshold = <15>;
- downdifferential = <10>;
- status = "disabled";
- };
--- /dev/null
+* Rockchip DMC(Dynamic Memory Controller) device
+
+Required properties:
+- compatible: Should be one of the following.
+ - "rockchip,rk3399-dmc" - for RK3399 SoCs.
+- devfreq-events: Node to get DDR loading, Refer to
+ Documentation/devicetree/bindings/devfreq/rockchip-dfi.txt
+- interrupts: The interrupt number to the CPU. The interrupt specifier format
+ depends on the interrupt controller. It should be DCF interrupts,
+ when DDR dvfs finish, it will happen.
+- clocks: Phandles for clock specified in "clock-names" property
+- clock-names : The name of clock used by the DFI, must be "pclk_ddr_mon";
+- operating-points-v2: Refer to Documentation/devicetree/bindings/power/opp.txt
+ for details.
+- center-supply: DMC supply node.
+- status: Marks the node enabled/disabled.
+
+Optional properties:
+- ddr_timing: DDR timing need to pass to arm trust firmware
+- upthreshold: The upthreshold to simpleondeamnd policy
+- downdifferential: The downdifferential to simpleondeamnd policy
+
+Example:
+
+ ddr_timing: ddr_timing {
+ compatible = "rockchip,ddr-timing";
+ ddr3_speed_bin = <21>;
+ pd_idle = <0>;
+ sr_idle = <0>;
+ sr_mc_gate_idle = <0>;
+ srpd_lite_idle = <0>;
+ standby_idle = <0>;
+ dram_dll_dis_freq = <300>;
+ phy_dll_dis_freq = <125>;
+
+ ddr3_odt_dis_freq = <333>;
+ ddr3_drv = <DDR3_DS_40ohm>;
+ ddr3_odt = <DDR3_ODT_120ohm>;
+ phy_ddr3_ca_drv = <PHY_DRV_ODT_40>;
+ phy_ddr3_dq_drv = <PHY_DRV_ODT_40>;
+ phy_ddr3_odt = <PHY_DRV_ODT_240>;
+
+ lpddr3_odt_dis_freq = <333>;
+ lpddr3_drv = <LP3_DS_34ohm>;
+ lpddr3_odt = <LP3_ODT_240ohm>;
+ phy_lpddr3_ca_drv = <PHY_DRV_ODT_40>;
+ phy_lpddr3_dq_drv = <PHY_DRV_ODT_40>;
+ phy_lpddr3_odt = <PHY_DRV_ODT_240>;
+
+ lpddr4_odt_dis_freq = <333>;
+ lpddr4_drv = <LP4_PDDS_60ohm>;
+ lpddr4_dq_odt = <LP4_DQ_ODT_40ohm>;
+ lpddr4_ca_odt = <LP4_CA_ODT_40ohm>;
+ phy_lpddr4_ca_drv = <PHY_DRV_ODT_40>;
+ phy_lpddr4_ck_cs_drv = <PHY_DRV_ODT_80>;
+ phy_lpddr4_dq_drv = <PHY_DRV_ODT_80>;
+ phy_lpddr4_odt = <PHY_DRV_ODT_60>;
+ };
+
+ dmc_opp_table: dmc_opp_table {
+ compatible = "operating-points-v2";
+
+ opp00 {
+ opp-hz = /bits/ 64 <300000000>;
+ opp-microvolt = <900000>;
+ };
+ opp01 {
+ opp-hz = /bits/ 64 <666000000>;
+ opp-microvolt = <900000>;
+ };
+ };
+
+ dmc: dmc {
+ compatible = "rockchip,rk3399-dmc";
+ devfreq-events = <&dfi>;
+ interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cru SCLK_DDRCLK>;
+ clock-names = "dmc_clk";
+ ddr_timing = <&ddr_timing>;
+ operating-points-v2 = <&dmc_opp_table>;
+ center-supply = <&ppvar_centerlogic>;
+ upthreshold = <15>;
+ downdifferential = <10>;
+ status = "disabled";
+ };
CONFIG_DEVFREQ_GOV_PERFORMANCE=y
CONFIG_DEVFREQ_GOV_POWERSAVE=y
CONFIG_DEVFREQ_GOV_USERSPACE=y
-CONFIG_ARM_RK3399_DMC_DEVFREQ=y
+CONFIG_ARM_ROCKCHIP_DMC_DEVFREQ=y
CONFIG_PM_DEVFREQ_EVENT=y
CONFIG_IIO=y
CONFIG_IIO_BUFFER=y
It reads ACTMON counters of memory controllers and adjusts the
operating frequencies and voltages with OPP support.
-config ARM_RK3399_DMC_DEVFREQ
- tristate "ARM RK3399 DMC DEVFREQ Driver"
+config ARM_ROCKCHIP_DMC_DEVFREQ
+ tristate "ARM ROCKCHIP DMC DEVFREQ Driver"
depends on ARCH_ROCKCHIP
select DEVFREQ_EVENT_ROCKCHIP_DFI
select DEVFREQ_GOV_SIMPLE_ONDEMAND
select PM_OPP
help
- This adds the DEVFREQ driver for the RK3399 DMC(Dynamic Memory Controller).
+ This adds the DEVFREQ driver for the ROCKCHIP DMC(Dynamic Memory Controller).
It sets the frequency for the memory controller and reads the usage counts
from hardware.
# DEVFREQ Drivers
obj-$(CONFIG_ARM_EXYNOS4_BUS_DEVFREQ) += exynos/
obj-$(CONFIG_ARM_EXYNOS5_BUS_DEVFREQ) += exynos/
-obj-$(CONFIG_ARM_RK3399_DMC_DEVFREQ) += rk3399_dmc.o
+obj-$(CONFIG_ARM_ROCKCHIP_DMC_DEVFREQ) += rockchip_dmc.o
obj-$(CONFIG_ARM_TEGRA_DEVFREQ) += tegra-devfreq.o
# DEVFREQ Event Drivers
+++ /dev/null
-/*
- * Copyright (c) 2016, Fuzhou Rockchip Electronics Co., Ltd.
- * Author: Lin Huang <hl@rock-chips.com>
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms and conditions of the GNU General Public License,
- * version 2, as published by the Free Software Foundation.
- *
- * This program is distributed in the hope it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- */
-
-#include <linux/arm-smccc.h>
-#include <linux/clk.h>
-#include <linux/delay.h>
-#include <linux/devfreq.h>
-#include <linux/devfreq-event.h>
-#include <linux/interrupt.h>
-#include <linux/module.h>
-#include <linux/of.h>
-#include <linux/platform_device.h>
-#include <linux/pm_opp.h>
-#include <linux/regulator/consumer.h>
-#include <linux/rwsem.h>
-#include <linux/slab.h>
-#include <linux/suspend.h>
-
-#include <soc/rockchip/rkfb_dmc.h>
-#include <soc/rockchip/rockchip_sip.h>
-
-struct dram_timing {
- unsigned int ddr3_speed_bin;
- unsigned int pd_idle;
- unsigned int sr_idle;
- unsigned int sr_mc_gate_idle;
- unsigned int srpd_lite_idle;
- unsigned int standby_idle;
- unsigned int dram_dll_dis_freq;
- unsigned int phy_dll_dis_freq;
- unsigned int ddr3_odt_dis_freq;
- unsigned int ddr3_drv;
- unsigned int ddr3_odt;
- unsigned int phy_ddr3_ca_drv;
- unsigned int phy_ddr3_dq_drv;
- unsigned int phy_ddr3_odt;
- unsigned int lpddr3_odt_dis_freq;
- unsigned int lpddr3_drv;
- unsigned int lpddr3_odt;
- unsigned int phy_lpddr3_ca_drv;
- unsigned int phy_lpddr3_dq_drv;
- unsigned int phy_lpddr3_odt;
- unsigned int lpddr4_odt_dis_freq;
- unsigned int lpddr4_drv;
- unsigned int lpddr4_dq_odt;
- unsigned int lpddr4_ca_odt;
- unsigned int phy_lpddr4_ca_drv;
- unsigned int phy_lpddr4_ck_cs_drv;
- unsigned int phy_lpddr4_dq_drv;
- unsigned int phy_lpddr4_odt;
-};
-
-struct rk3399_dmcfreq {
- struct device *dev;
- struct devfreq *devfreq;
- struct devfreq_simple_ondemand_data ondemand_data;
- struct clk *dmc_clk;
- struct devfreq_event_dev *edev;
- struct mutex lock;
- struct dram_timing *timing;
- struct regulator *vdd_center;
- unsigned long rate, target_rate;
- unsigned long volt, target_volt;
-};
-
-static int rk3399_dmcfreq_target(struct device *dev, unsigned long *freq,
- u32 flags)
-{
- struct rk3399_dmcfreq *dmcfreq = dev_get_drvdata(dev);
- struct dev_pm_opp *opp;
- unsigned long old_clk_rate = dmcfreq->rate;
- unsigned long temp_rate, target_volt, target_rate;
- int err;
-
- rcu_read_lock();
- opp = devfreq_recommended_opp(dev, freq, flags);
- if (IS_ERR(opp)) {
- rcu_read_unlock();
- return PTR_ERR(opp);
- }
-
- temp_rate = dev_pm_opp_get_freq(opp);
- target_rate = clk_round_rate(dmcfreq->dmc_clk, temp_rate);
- if ((long)target_rate <= 0)
- target_rate = temp_rate;
- target_volt = dev_pm_opp_get_voltage(opp);
-
- rcu_read_unlock();
-
- if (dmcfreq->rate == target_rate) {
- if (dmcfreq->volt == target_volt)
- return 0;
- err = regulator_set_voltage(dmcfreq->vdd_center, target_volt,
- INT_MAX);
- if (err) {
- dev_err(dev, "Cannot set voltage %lu uV\n",
- target_volt);
- goto out;
- }
- }
-
- mutex_lock(&dmcfreq->lock);
-
- /*
- * If frequency scaling from low to high, adjust voltage first.
- * If frequency scaling from high to low, adjust frequency first.
- */
- if (old_clk_rate < target_rate) {
- err = regulator_set_voltage(dmcfreq->vdd_center, target_volt,
- INT_MAX);
- if (err) {
- dev_err(dev, "Cannot set voltage %lu uV\n",
- target_volt);
- goto out;
- }
- }
-
- err = clk_set_rate(dmcfreq->dmc_clk, target_rate);
- if (err) {
- dev_err(dev, "Cannot set frequency %lu (%d)\n",
- target_rate, err);
- regulator_set_voltage(dmcfreq->vdd_center, dmcfreq->volt,
- INT_MAX);
- goto out;
- }
-
- /*
- * Check the dpll rate,
- * There only two result we will get,
- * 1. Ddr frequency scaling fail, we still get the old rate.
- * 2. Ddr frequency scaling sucessful, we get the rate we set.
- */
- dmcfreq->rate = clk_get_rate(dmcfreq->dmc_clk);
-
- /* If get the incorrect rate, set voltage to old value. */
- if (dmcfreq->rate != target_rate) {
- dev_err(dev, "Get wrong frequency, Request %lu, Current %lu\n",
- target_rate, dmcfreq->rate);
- regulator_set_voltage(dmcfreq->vdd_center, dmcfreq->volt,
- INT_MAX);
- goto out;
- } else if (old_clk_rate > target_rate) {
- err = regulator_set_voltage(dmcfreq->vdd_center, target_volt,
- INT_MAX);
- if (err) {
- dev_err(dev, "Cannot set vol %lu uV\n", target_volt);
- goto out;
- }
- }
-
- dmcfreq->volt = target_volt;
-out:
- mutex_unlock(&dmcfreq->lock);
- return err;
-}
-
-static int rk3399_dmcfreq_get_dev_status(struct device *dev,
- struct devfreq_dev_status *stat)
-{
- struct rk3399_dmcfreq *dmcfreq = dev_get_drvdata(dev);
- struct devfreq_event_data edata;
- int ret = 0;
-
- ret = devfreq_event_get_event(dmcfreq->edev, &edata);
- if (ret < 0)
- return ret;
-
- stat->current_frequency = dmcfreq->rate;
- stat->busy_time = edata.load_count;
- stat->total_time = edata.total_count;
-
- return ret;
-}
-
-static int rk3399_dmcfreq_get_cur_freq(struct device *dev, unsigned long *freq)
-{
- struct rk3399_dmcfreq *dmcfreq = dev_get_drvdata(dev);
-
- *freq = dmcfreq->rate;
-
- return 0;
-}
-
-static struct devfreq_dev_profile rk3399_devfreq_dmc_profile = {
- .polling_ms = 200,
- .target = rk3399_dmcfreq_target,
- .get_dev_status = rk3399_dmcfreq_get_dev_status,
- .get_cur_freq = rk3399_dmcfreq_get_cur_freq,
-};
-
-static __maybe_unused int rk3399_dmcfreq_suspend(struct device *dev)
-{
- struct rk3399_dmcfreq *dmcfreq = dev_get_drvdata(dev);
- int ret = 0;
-
- ret = devfreq_event_disable_edev(dmcfreq->edev);
- if (ret < 0) {
- dev_err(dev, "failed to disable the devfreq-event devices\n");
- return ret;
- }
-
- ret = devfreq_suspend_device(dmcfreq->devfreq);
- if (ret < 0) {
- dev_err(dev, "failed to suspend the devfreq devices\n");
- return ret;
- }
-
- return 0;
-}
-
-static __maybe_unused int rk3399_dmcfreq_resume(struct device *dev)
-{
- struct rk3399_dmcfreq *dmcfreq = dev_get_drvdata(dev);
- int ret = 0;
-
- ret = devfreq_event_enable_edev(dmcfreq->edev);
- if (ret < 0) {
- dev_err(dev, "failed to enable the devfreq-event devices\n");
- return ret;
- }
-
- ret = devfreq_resume_device(dmcfreq->devfreq);
- if (ret < 0) {
- dev_err(dev, "failed to resume the devfreq devices\n");
- return ret;
- }
- return ret;
-}
-
-static SIMPLE_DEV_PM_OPS(rk3399_dmcfreq_pm, rk3399_dmcfreq_suspend,
- rk3399_dmcfreq_resume);
-
-static struct dram_timing *of_get_ddr_timings(struct device *dev,
- struct device_node *np)
-{
- struct dram_timing *timing = NULL;
- struct device_node *np_tim;
- int ret;
-
- np_tim = of_parse_phandle(np, "ddr_timing", 0);
- if (np_tim) {
- timing = devm_kzalloc(dev, sizeof(*timing), GFP_KERNEL);
- if (!timing)
- goto err;
-
- ret = of_property_read_u32(np_tim, "ddr3_speed_bin",
- &timing->ddr3_speed_bin);
- ret |= of_property_read_u32(np_tim, "pd_idle",
- &timing->pd_idle);
- ret |= of_property_read_u32(np_tim, "sr_idle",
- &timing->sr_idle);
- ret |= of_property_read_u32(np_tim, "sr_mc_gate_idle",
- &timing->sr_mc_gate_idle);
- ret |= of_property_read_u32(np_tim, "srpd_lite_idle",
- &timing->srpd_lite_idle);
- ret |= of_property_read_u32(np_tim, "standby_idle",
- &timing->standby_idle);
- ret |= of_property_read_u32(np_tim, "dram_dll_dis_freq",
- &timing->dram_dll_dis_freq);
- ret |= of_property_read_u32(np_tim, "phy_dll_dis_freq",
- &timing->phy_dll_dis_freq);
- ret |= of_property_read_u32(np_tim, "ddr3_odt_dis_freq",
- &timing->ddr3_odt_dis_freq);
- ret |= of_property_read_u32(np_tim, "ddr3_drv",
- &timing->ddr3_drv);
- ret |= of_property_read_u32(np_tim, "ddr3_odt",
- &timing->ddr3_odt);
- ret |= of_property_read_u32(np_tim, "phy_ddr3_ca_drv",
- &timing->phy_ddr3_ca_drv);
- ret |= of_property_read_u32(np_tim, "phy_ddr3_dq_drv",
- &timing->phy_ddr3_dq_drv);
- ret |= of_property_read_u32(np_tim, "phy_ddr3_odt",
- &timing->phy_ddr3_odt);
- ret |= of_property_read_u32(np_tim, "lpddr3_odt_dis_freq",
- &timing->lpddr3_odt_dis_freq);
- ret |= of_property_read_u32(np_tim, "lpddr3_drv",
- &timing->lpddr3_drv);
- ret |= of_property_read_u32(np_tim, "lpddr3_odt",
- &timing->lpddr3_odt);
- ret |= of_property_read_u32(np_tim, "phy_lpddr3_ca_drv",
- &timing->phy_lpddr3_ca_drv);
- ret |= of_property_read_u32(np_tim, "phy_lpddr3_dq_drv",
- &timing->phy_lpddr3_dq_drv);
- ret |= of_property_read_u32(np_tim, "phy_lpddr3_odt",
- &timing->phy_lpddr3_odt);
- ret |= of_property_read_u32(np_tim, "lpddr4_odt_dis_freq",
- &timing->lpddr4_odt_dis_freq);
- ret |= of_property_read_u32(np_tim, "lpddr4_drv",
- &timing->lpddr4_drv);
- ret |= of_property_read_u32(np_tim, "lpddr4_dq_odt",
- &timing->lpddr4_dq_odt);
- ret |= of_property_read_u32(np_tim, "lpddr4_ca_odt",
- &timing->lpddr4_ca_odt);
- ret |= of_property_read_u32(np_tim, "phy_lpddr4_ca_drv",
- &timing->phy_lpddr4_ca_drv);
- ret |= of_property_read_u32(np_tim, "phy_lpddr4_ck_cs_drv",
- &timing->phy_lpddr4_ck_cs_drv);
- ret |= of_property_read_u32(np_tim, "phy_lpddr4_dq_drv",
- &timing->phy_lpddr4_dq_drv);
- ret |= of_property_read_u32(np_tim, "phy_lpddr4_odt",
- &timing->phy_lpddr4_odt);
- if (ret) {
- devm_kfree(dev, timing);
- goto err;
- }
- of_node_put(np_tim);
- return timing;
- }
-
-err:
- if (timing) {
- devm_kfree(dev, timing);
- timing = NULL;
- }
- of_node_put(np_tim);
- return timing;
-}
-
-static int rk3399_dmcfreq_init_freq_table(struct device *dev,
- struct devfreq_dev_profile *devp)
-{
- int count;
- int i = 0;
- unsigned long freq = 0;
- struct dev_pm_opp *opp;
-
- rcu_read_lock();
- count = dev_pm_opp_get_opp_count(dev);
- if (count < 0) {
- rcu_read_unlock();
- return count;
- }
- rcu_read_unlock();
-
- devp->freq_table = kmalloc_array(count, sizeof(devp->freq_table[0]),
- GFP_KERNEL);
- if (!devp->freq_table)
- return -ENOMEM;
-
- rcu_read_lock();
- for (i = 0; i < count; i++, freq++) {
- opp = dev_pm_opp_find_freq_ceil(dev, &freq);
- if (IS_ERR(opp))
- break;
-
- devp->freq_table[i] = freq;
- }
- rcu_read_unlock();
-
- if (count != i)
- dev_warn(dev, "Unable to enumerate all OPPs (%d!=%d)\n",
- count, i);
-
- devp->max_state = i;
- return 0;
-}
-
-static int rk3399_dmcfreq_probe(struct platform_device *pdev)
-{
- struct arm_smccc_res res;
- struct device *dev = &pdev->dev;
- struct device_node *np = pdev->dev.of_node;
- struct rk3399_dmcfreq *data;
- int ret, index, size;
- uint32_t *timing;
- struct devfreq_dev_profile *devp = &rk3399_devfreq_dmc_profile;
-
- data = devm_kzalloc(dev, sizeof(struct rk3399_dmcfreq), GFP_KERNEL);
- if (!data)
- return -ENOMEM;
-
- mutex_init(&data->lock);
-
- data->vdd_center = devm_regulator_get(dev, "center");
- if (IS_ERR(data->vdd_center)) {
- dev_err(dev, "Cannot get the regulator \"center\"\n");
- return PTR_ERR(data->vdd_center);
- }
-
- data->dmc_clk = devm_clk_get(dev, "dmc_clk");
- if (IS_ERR(data->dmc_clk)) {
- dev_err(dev, "Cannot get the clk dmc_clk\n");
- return PTR_ERR(data->dmc_clk);
- };
-
- data->edev = devfreq_event_get_edev_by_phandle(dev, 0);
- if (IS_ERR(data->edev))
- return -EPROBE_DEFER;
-
- ret = devfreq_event_enable_edev(data->edev);
- if (ret < 0) {
- dev_err(dev, "failed to enable devfreq-event devices\n");
- return ret;
- }
-
- /*
- * Get dram timing and pass it to arm trust firmware,
- * the dram drvier in arm trust firmware will get these
- * timing and to do dram initial.
- */
- data->timing = of_get_ddr_timings(dev, np);
- if (data->timing) {
- timing = (uint32_t *)data->timing;
- size = sizeof(struct dram_timing) / 4;
- for (index = 0; index < size; index++) {
- arm_smccc_smc(ROCKCHIP_SIP_DRAM_FREQ, *timing++, index,
- ROCKCHIP_SIP_CONFIG_DRAM_SET_PARAM,
- 0, 0, 0, 0, &res);
- if (res.a0) {
- dev_err(dev, "Failed to set dram param: %ld\n",
- res.a0);
- return -EINVAL;
- }
- }
- }
-
- arm_smccc_smc(ROCKCHIP_SIP_DRAM_FREQ, 0, 0,
- ROCKCHIP_SIP_CONFIG_DRAM_INIT,
- 0, 0, 0, 0, &res);
-
- /*
- * We add a devfreq driver to our parent since it has a device tree node
- * with operating points.
- */
- if (dev_pm_opp_of_add_table(dev)) {
- dev_err(dev, "Invalid operating-points in device tree.\n");
- return -EINVAL;
- }
-
- if (rk3399_dmcfreq_init_freq_table(dev, devp))
- return -EFAULT;
-
- of_property_read_u32(np, "upthreshold",
- &data->ondemand_data.upthreshold);
- of_property_read_u32(np, "downdifferential",
- &data->ondemand_data.downdifferential);
-
- data->rate = clk_get_rate(data->dmc_clk);
- data->volt = regulator_get_voltage(data->vdd_center);
-
- devp->initial_freq = data->rate;
- data->devfreq = devm_devfreq_add_device(dev, devp,
- "simple_ondemand",
- &data->ondemand_data);
- if (IS_ERR(data->devfreq))
- return PTR_ERR(data->devfreq);
- devm_devfreq_register_opp_notifier(dev, data->devfreq);
-
- data->devfreq->min_freq = devp->freq_table[0];
- data->devfreq->max_freq =
- devp->freq_table[devp->max_state ? devp->max_state - 1 : 0];
-
- data->dev = dev;
- platform_set_drvdata(pdev, data);
-
- if (vop_register_dmc())
- dev_err(dev, "fail to register notify to vop.\n");
-
- return 0;
-}
-
-static const struct of_device_id rk3399dmc_devfreq_of_match[] = {
- { .compatible = "rockchip,rk3399-dmc" },
- { },
-};
-MODULE_DEVICE_TABLE(of, rk3399dmc_devfreq_of_match);
-
-static struct platform_driver rk3399_dmcfreq_driver = {
- .probe = rk3399_dmcfreq_probe,
- .driver = {
- .name = "rk3399-dmc-freq",
- .pm = &rk3399_dmcfreq_pm,
- .of_match_table = rk3399dmc_devfreq_of_match,
- },
-};
-module_platform_driver(rk3399_dmcfreq_driver);
-
-MODULE_LICENSE("GPL v2");
-MODULE_AUTHOR("Lin Huang <hl@rock-chips.com>");
-MODULE_DESCRIPTION("RK3399 dmcfreq driver with devfreq framework");
--- /dev/null
+/*
+ * Copyright (c) 2016, Fuzhou Rockchip Electronics Co., Ltd.
+ * Author: Lin Huang <hl@rock-chips.com>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ */
+
+#include <linux/arm-smccc.h>
+#include <linux/clk.h>
+#include <linux/delay.h>
+#include <linux/devfreq.h>
+#include <linux/devfreq-event.h>
+#include <linux/interrupt.h>
+#include <linux/module.h>
+#include <linux/of.h>
+#include <linux/platform_device.h>
+#include <linux/pm_opp.h>
+#include <linux/regulator/consumer.h>
+#include <linux/rwsem.h>
+#include <linux/slab.h>
+#include <linux/suspend.h>
+
+#include <soc/rockchip/rkfb_dmc.h>
+#include <soc/rockchip/rockchip_sip.h>
+
+struct dram_timing {
+ unsigned int ddr3_speed_bin;
+ unsigned int pd_idle;
+ unsigned int sr_idle;
+ unsigned int sr_mc_gate_idle;
+ unsigned int srpd_lite_idle;
+ unsigned int standby_idle;
+ unsigned int dram_dll_dis_freq;
+ unsigned int phy_dll_dis_freq;
+ unsigned int ddr3_odt_dis_freq;
+ unsigned int ddr3_drv;
+ unsigned int ddr3_odt;
+ unsigned int phy_ddr3_ca_drv;
+ unsigned int phy_ddr3_dq_drv;
+ unsigned int phy_ddr3_odt;
+ unsigned int lpddr3_odt_dis_freq;
+ unsigned int lpddr3_drv;
+ unsigned int lpddr3_odt;
+ unsigned int phy_lpddr3_ca_drv;
+ unsigned int phy_lpddr3_dq_drv;
+ unsigned int phy_lpddr3_odt;
+ unsigned int lpddr4_odt_dis_freq;
+ unsigned int lpddr4_drv;
+ unsigned int lpddr4_dq_odt;
+ unsigned int lpddr4_ca_odt;
+ unsigned int phy_lpddr4_ca_drv;
+ unsigned int phy_lpddr4_ck_cs_drv;
+ unsigned int phy_lpddr4_dq_drv;
+ unsigned int phy_lpddr4_odt;
+};
+
+struct rockchip_dmcfreq {
+ struct device *dev;
+ struct devfreq *devfreq;
+ struct devfreq_simple_ondemand_data ondemand_data;
+ struct clk *dmc_clk;
+ struct devfreq_event_dev *edev;
+ struct mutex lock; /* scaling frequency lock */
+ struct dram_timing *timing;
+ struct regulator *vdd_center;
+ unsigned long rate, target_rate;
+ unsigned long volt, target_volt;
+};
+
+static int rockchip_dmcfreq_target(struct device *dev, unsigned long *freq,
+ u32 flags)
+{
+ struct rockchip_dmcfreq *dmcfreq = dev_get_drvdata(dev);
+ struct dev_pm_opp *opp;
+ unsigned long old_clk_rate = dmcfreq->rate;
+ unsigned long temp_rate, target_volt, target_rate;
+ int err;
+
+ rcu_read_lock();
+ opp = devfreq_recommended_opp(dev, freq, flags);
+ if (IS_ERR(opp)) {
+ rcu_read_unlock();
+ return PTR_ERR(opp);
+ }
+
+ temp_rate = dev_pm_opp_get_freq(opp);
+ target_rate = clk_round_rate(dmcfreq->dmc_clk, temp_rate);
+ if ((long)target_rate <= 0)
+ target_rate = temp_rate;
+ target_volt = dev_pm_opp_get_voltage(opp);
+
+ rcu_read_unlock();
+
+ if (dmcfreq->rate == target_rate) {
+ if (dmcfreq->volt == target_volt)
+ return 0;
+ err = regulator_set_voltage(dmcfreq->vdd_center, target_volt,
+ INT_MAX);
+ if (err) {
+ dev_err(dev, "Cannot set voltage %lu uV\n",
+ target_volt);
+ goto out;
+ }
+ }
+
+ mutex_lock(&dmcfreq->lock);
+
+ /*
+ * If frequency scaling from low to high, adjust voltage first.
+ * If frequency scaling from high to low, adjust frequency first.
+ */
+ if (old_clk_rate < target_rate) {
+ err = regulator_set_voltage(dmcfreq->vdd_center, target_volt,
+ INT_MAX);
+ if (err) {
+ dev_err(dev, "Cannot set voltage %lu uV\n",
+ target_volt);
+ goto out;
+ }
+ }
+
+ err = clk_set_rate(dmcfreq->dmc_clk, target_rate);
+ if (err) {
+ dev_err(dev, "Cannot set frequency %lu (%d)\n",
+ target_rate, err);
+ regulator_set_voltage(dmcfreq->vdd_center, dmcfreq->volt,
+ INT_MAX);
+ goto out;
+ }
+
+ /*
+ * Check the dpll rate,
+ * There only two result we will get,
+ * 1. Ddr frequency scaling fail, we still get the old rate.
+ * 2. Ddr frequency scaling sucessful, we get the rate we set.
+ */
+ dmcfreq->rate = clk_get_rate(dmcfreq->dmc_clk);
+
+ /* If get the incorrect rate, set voltage to old value. */
+ if (dmcfreq->rate != target_rate) {
+ dev_err(dev, "Get wrong frequency, Request %lu, Current %lu\n",
+ target_rate, dmcfreq->rate);
+ regulator_set_voltage(dmcfreq->vdd_center, dmcfreq->volt,
+ INT_MAX);
+ goto out;
+ } else if (old_clk_rate > target_rate) {
+ err = regulator_set_voltage(dmcfreq->vdd_center, target_volt,
+ INT_MAX);
+ if (err) {
+ dev_err(dev, "Cannot set vol %lu uV\n", target_volt);
+ goto out;
+ }
+ }
+
+ dmcfreq->volt = target_volt;
+out:
+ mutex_unlock(&dmcfreq->lock);
+ return err;
+}
+
+static int rockchip_dmcfreq_get_dev_status(struct device *dev,
+ struct devfreq_dev_status *stat)
+{
+ struct rockchip_dmcfreq *dmcfreq = dev_get_drvdata(dev);
+ struct devfreq_event_data edata;
+ int ret = 0;
+
+ ret = devfreq_event_get_event(dmcfreq->edev, &edata);
+ if (ret < 0)
+ return ret;
+
+ stat->current_frequency = dmcfreq->rate;
+ stat->busy_time = edata.load_count;
+ stat->total_time = edata.total_count;
+
+ return ret;
+}
+
+static int rockchip_dmcfreq_get_cur_freq(struct device *dev,
+ unsigned long *freq)
+{
+ struct rockchip_dmcfreq *dmcfreq = dev_get_drvdata(dev);
+
+ *freq = dmcfreq->rate;
+
+ return 0;
+}
+
+static struct devfreq_dev_profile rockchip_devfreq_dmc_profile = {
+ .polling_ms = 200,
+ .target = rockchip_dmcfreq_target,
+ .get_dev_status = rockchip_dmcfreq_get_dev_status,
+ .get_cur_freq = rockchip_dmcfreq_get_cur_freq,
+};
+
+static __maybe_unused int rockchip_dmcfreq_suspend(struct device *dev)
+{
+ struct rockchip_dmcfreq *dmcfreq = dev_get_drvdata(dev);
+ int ret = 0;
+
+ ret = devfreq_event_disable_edev(dmcfreq->edev);
+ if (ret < 0) {
+ dev_err(dev, "failed to disable the devfreq-event devices\n");
+ return ret;
+ }
+
+ ret = devfreq_suspend_device(dmcfreq->devfreq);
+ if (ret < 0) {
+ dev_err(dev, "failed to suspend the devfreq devices\n");
+ return ret;
+ }
+
+ return 0;
+}
+
+static __maybe_unused int rockchip_dmcfreq_resume(struct device *dev)
+{
+ struct rockchip_dmcfreq *dmcfreq = dev_get_drvdata(dev);
+ int ret = 0;
+
+ ret = devfreq_event_enable_edev(dmcfreq->edev);
+ if (ret < 0) {
+ dev_err(dev, "failed to enable the devfreq-event devices\n");
+ return ret;
+ }
+
+ ret = devfreq_resume_device(dmcfreq->devfreq);
+ if (ret < 0) {
+ dev_err(dev, "failed to resume the devfreq devices\n");
+ return ret;
+ }
+ return ret;
+}
+
+static SIMPLE_DEV_PM_OPS(rockchip_dmcfreq_pm, rockchip_dmcfreq_suspend,
+ rockchip_dmcfreq_resume);
+
+static struct dram_timing *of_get_ddr_timings(struct device *dev,
+ struct device_node *np)
+{
+ struct dram_timing *timing = NULL;
+ struct device_node *np_tim;
+ int ret;
+
+ np_tim = of_parse_phandle(np, "ddr_timing", 0);
+ if (np_tim) {
+ timing = devm_kzalloc(dev, sizeof(*timing), GFP_KERNEL);
+ if (!timing)
+ goto err;
+
+ ret = of_property_read_u32(np_tim, "ddr3_speed_bin",
+ &timing->ddr3_speed_bin);
+ ret |= of_property_read_u32(np_tim, "pd_idle",
+ &timing->pd_idle);
+ ret |= of_property_read_u32(np_tim, "sr_idle",
+ &timing->sr_idle);
+ ret |= of_property_read_u32(np_tim, "sr_mc_gate_idle",
+ &timing->sr_mc_gate_idle);
+ ret |= of_property_read_u32(np_tim, "srpd_lite_idle",
+ &timing->srpd_lite_idle);
+ ret |= of_property_read_u32(np_tim, "standby_idle",
+ &timing->standby_idle);
+ ret |= of_property_read_u32(np_tim, "dram_dll_dis_freq",
+ &timing->dram_dll_dis_freq);
+ ret |= of_property_read_u32(np_tim, "phy_dll_dis_freq",
+ &timing->phy_dll_dis_freq);
+ ret |= of_property_read_u32(np_tim, "ddr3_odt_dis_freq",
+ &timing->ddr3_odt_dis_freq);
+ ret |= of_property_read_u32(np_tim, "ddr3_drv",
+ &timing->ddr3_drv);
+ ret |= of_property_read_u32(np_tim, "ddr3_odt",
+ &timing->ddr3_odt);
+ ret |= of_property_read_u32(np_tim, "phy_ddr3_ca_drv",
+ &timing->phy_ddr3_ca_drv);
+ ret |= of_property_read_u32(np_tim, "phy_ddr3_dq_drv",
+ &timing->phy_ddr3_dq_drv);
+ ret |= of_property_read_u32(np_tim, "phy_ddr3_odt",
+ &timing->phy_ddr3_odt);
+ ret |= of_property_read_u32(np_tim, "lpddr3_odt_dis_freq",
+ &timing->lpddr3_odt_dis_freq);
+ ret |= of_property_read_u32(np_tim, "lpddr3_drv",
+ &timing->lpddr3_drv);
+ ret |= of_property_read_u32(np_tim, "lpddr3_odt",
+ &timing->lpddr3_odt);
+ ret |= of_property_read_u32(np_tim, "phy_lpddr3_ca_drv",
+ &timing->phy_lpddr3_ca_drv);
+ ret |= of_property_read_u32(np_tim, "phy_lpddr3_dq_drv",
+ &timing->phy_lpddr3_dq_drv);
+ ret |= of_property_read_u32(np_tim, "phy_lpddr3_odt",
+ &timing->phy_lpddr3_odt);
+ ret |= of_property_read_u32(np_tim, "lpddr4_odt_dis_freq",
+ &timing->lpddr4_odt_dis_freq);
+ ret |= of_property_read_u32(np_tim, "lpddr4_drv",
+ &timing->lpddr4_drv);
+ ret |= of_property_read_u32(np_tim, "lpddr4_dq_odt",
+ &timing->lpddr4_dq_odt);
+ ret |= of_property_read_u32(np_tim, "lpddr4_ca_odt",
+ &timing->lpddr4_ca_odt);
+ ret |= of_property_read_u32(np_tim, "phy_lpddr4_ca_drv",
+ &timing->phy_lpddr4_ca_drv);
+ ret |= of_property_read_u32(np_tim, "phy_lpddr4_ck_cs_drv",
+ &timing->phy_lpddr4_ck_cs_drv);
+ ret |= of_property_read_u32(np_tim, "phy_lpddr4_dq_drv",
+ &timing->phy_lpddr4_dq_drv);
+ ret |= of_property_read_u32(np_tim, "phy_lpddr4_odt",
+ &timing->phy_lpddr4_odt);
+ if (ret) {
+ devm_kfree(dev, timing);
+ goto err;
+ }
+ of_node_put(np_tim);
+ return timing;
+ }
+
+err:
+ if (timing) {
+ devm_kfree(dev, timing);
+ timing = NULL;
+ }
+ of_node_put(np_tim);
+ return timing;
+}
+
+static int rockchip_dmcfreq_init_freq_table(struct device *dev,
+ struct devfreq_dev_profile *devp)
+{
+ int count;
+ int i = 0;
+ unsigned long freq = 0;
+ struct dev_pm_opp *opp;
+
+ rcu_read_lock();
+ count = dev_pm_opp_get_opp_count(dev);
+ if (count < 0) {
+ rcu_read_unlock();
+ return count;
+ }
+ rcu_read_unlock();
+
+ devp->freq_table = kmalloc_array(count, sizeof(devp->freq_table[0]),
+ GFP_KERNEL);
+ if (!devp->freq_table)
+ return -ENOMEM;
+
+ rcu_read_lock();
+ for (i = 0; i < count; i++, freq++) {
+ opp = dev_pm_opp_find_freq_ceil(dev, &freq);
+ if (IS_ERR(opp))
+ break;
+
+ devp->freq_table[i] = freq;
+ }
+ rcu_read_unlock();
+
+ if (count != i)
+ dev_warn(dev, "Unable to enumerate all OPPs (%d!=%d)\n",
+ count, i);
+
+ devp->max_state = i;
+ return 0;
+}
+
+static int rockchip_dmcfreq_probe(struct platform_device *pdev)
+{
+ struct arm_smccc_res res;
+ struct device *dev = &pdev->dev;
+ struct device_node *np = pdev->dev.of_node;
+ struct rockchip_dmcfreq *data;
+ int ret, index, size;
+ u32 *timing;
+ struct devfreq_dev_profile *devp = &rockchip_devfreq_dmc_profile;
+
+ data = devm_kzalloc(dev, sizeof(struct rockchip_dmcfreq), GFP_KERNEL);
+ if (!data)
+ return -ENOMEM;
+
+ mutex_init(&data->lock);
+
+ data->vdd_center = devm_regulator_get(dev, "center");
+ if (IS_ERR(data->vdd_center)) {
+ dev_err(dev, "Cannot get the regulator \"center\"\n");
+ return PTR_ERR(data->vdd_center);
+ }
+
+ data->dmc_clk = devm_clk_get(dev, "dmc_clk");
+ if (IS_ERR(data->dmc_clk)) {
+ dev_err(dev, "Cannot get the clk dmc_clk\n");
+ return PTR_ERR(data->dmc_clk);
+ };
+
+ data->edev = devfreq_event_get_edev_by_phandle(dev, 0);
+ if (IS_ERR(data->edev))
+ return -EPROBE_DEFER;
+
+ ret = devfreq_event_enable_edev(data->edev);
+ if (ret < 0) {
+ dev_err(dev, "failed to enable devfreq-event devices\n");
+ return ret;
+ }
+
+ /*
+ * Get dram timing and pass it to arm trust firmware,
+ * the dram drvier in arm trust firmware will get these
+ * timing and to do dram initial.
+ */
+ data->timing = of_get_ddr_timings(dev, np);
+ if (data->timing) {
+ timing = (uint32_t *)data->timing;
+ size = sizeof(struct dram_timing) / 4;
+ for (index = 0; index < size; index++) {
+ arm_smccc_smc(ROCKCHIP_SIP_DRAM_FREQ, *timing++, index,
+ ROCKCHIP_SIP_CONFIG_DRAM_SET_PARAM,
+ 0, 0, 0, 0, &res);
+ if (res.a0) {
+ dev_err(dev, "Failed to set dram param: %ld\n",
+ res.a0);
+ return -EINVAL;
+ }
+ }
+ }
+
+ arm_smccc_smc(ROCKCHIP_SIP_DRAM_FREQ, 0, 0,
+ ROCKCHIP_SIP_CONFIG_DRAM_INIT,
+ 0, 0, 0, 0, &res);
+
+ /*
+ * We add a devfreq driver to our parent since it has a device tree node
+ * with operating points.
+ */
+ if (dev_pm_opp_of_add_table(dev)) {
+ dev_err(dev, "Invalid operating-points in device tree.\n");
+ return -EINVAL;
+ }
+
+ if (rockchip_dmcfreq_init_freq_table(dev, devp))
+ return -EFAULT;
+
+ of_property_read_u32(np, "upthreshold",
+ &data->ondemand_data.upthreshold);
+ of_property_read_u32(np, "downdifferential",
+ &data->ondemand_data.downdifferential);
+
+ data->rate = clk_get_rate(data->dmc_clk);
+ data->volt = regulator_get_voltage(data->vdd_center);
+
+ devp->initial_freq = data->rate;
+ data->devfreq = devm_devfreq_add_device(dev, devp,
+ "simple_ondemand",
+ &data->ondemand_data);
+ if (IS_ERR(data->devfreq))
+ return PTR_ERR(data->devfreq);
+ devm_devfreq_register_opp_notifier(dev, data->devfreq);
+
+ data->devfreq->min_freq = devp->freq_table[0];
+ data->devfreq->max_freq =
+ devp->freq_table[devp->max_state ? devp->max_state - 1 : 0];
+
+ data->dev = dev;
+ platform_set_drvdata(pdev, data);
+
+ if (vop_register_dmc())
+ dev_err(dev, "fail to register notify to vop.\n");
+
+ return 0;
+}
+
+static const struct of_device_id rockchip_dmcfreq_of_match[] = {
+ { .compatible = "rockchip,rk3399-dmc" },
+ { },
+};
+MODULE_DEVICE_TABLE(of, rockchip_dmcfreq_of_match);
+
+static struct platform_driver rockchip_dmcfreq_driver = {
+ .probe = rockchip_dmcfreq_probe,
+ .driver = {
+ .name = "rockchip-dmc",
+ .pm = &rockchip_dmcfreq_pm,
+ .of_match_table = rockchip_dmcfreq_of_match,
+ },
+};
+module_platform_driver(rockchip_dmcfreq_driver);
+
+MODULE_LICENSE("GPL v2");
+MODULE_AUTHOR("Lin Huang <hl@rock-chips.com>");
+MODULE_DESCRIPTION("rockchip dmcfreq driver with devfreq framework");
projects / firefly-linux-kernel-4.4.55.git / commitdiff