{0x300f, 0x8f}, /* PLL control00 R_SELD5 [7:6] div by 4 R_DIVL [2]
two lane div 1 SELD2P5 [1:0] div 2.5 pg 99 */
{0x3010, 0x10}, /* PLL control01 DIVM [3:0] DIVS [7:4] div 1 pg 99 */
- {0x3011, 0x14}, /* PLL control02 R_DIVP [5:0] div 20 pg 99 */
+ {0x3011, 0x18}, /* PLL control02 R_DIVP [5:0] div 24 pg 99 (20Mhz Mclk*/
{0x3012, 0x02}, /* PLL CTR 03, default */
{0x3815, 0x82}, /* PCLK to SCLK ratio bit[4:0] is set to 2 pg 81 */
{0x3503, 0x33}, /* AEC auto AGC auto gain has no latch delay. pg 38 */
static struct soc2030_regs pll_table[] = {
{WRITE_REG_DATA, 0x001e, 0x0503}, /*Pad Slew rate*/
{WRITE_REG_DATA, 0x0014, 0x2545}, /*PLL_CONTROL*/
- {WRITE_REG_DATA, 0x0010, 0x011C}, /*PLL_DIVIDERS*/
+ {WRITE_REG_DATA, 0x0010, 0x0a56}, /*PLL_DIVIDERS 43mhz*/
{WRITE_REG_DATA, 0x0012, 0x10F7}, /*PLL_P_DIVIDERS*/
{WRITE_REG_DATA, 0x0014, 0x2547}, /*PLL_CONTROL*/
{WRITE_REG_DATA, 0x0014, 0x2447}, /*PLL_CONTROL*/