projects
/
firefly-linux-kernel-4.4.55.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
02ec3dc
)
ARM64: dts: rockchip: add clock assign for rk3368 cru
author
Xu Jianqun
<jay.xu@rock-chips.com>
Fri, 22 Jan 2016 08:28:35 +0000
(16:28 +0800)
committer
Xu Jianqun
<jay.xu@rock-chips.com>
Wed, 27 Jan 2016 02:08:03 +0000
(10:08 +0800)
Add "assigned-clocks" for rk3368 cru node, to intalize
clock rate for plls, bus and peripher.
Change-Id: Ic36401fef73b005d778b8ccc8527633af408985c
Signed-off-by: Xu Jianqun <jay.xu@rock-chips.com>
arch/arm64/boot/dts/rockchip/rk3368.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm64/boot/dts/rockchip/rk3368.dtsi
b/arch/arm64/boot/dts/rockchip/rk3368.dtsi
index e2868db00ec925f4a69e0c407a7033c3abbfac80..41eddb44c6303b6d48a552d8034aa9ea46860dfb 100644
(file)
--- a/
arch/arm64/boot/dts/rockchip/rk3368.dtsi
+++ b/
arch/arm64/boot/dts/rockchip/rk3368.dtsi
@@
-736,6
+736,18
@@
rockchip,grf = <&grf>;
#clock-cells = <1>;
#reset-cells = <1>;
+ assigned-clocks =
+ <&cru PLL_GPLL>, <&cru PLL_CPLL>,
+ <&cru PLL_NPLL>,
+ <&cru ACLK_BUS>, <&cru ACLK_PERI>,
+ <&cru HCLK_BUS>, <&cru HCLK_PERI>,
+ <&cru PCLK_BUS>, <&cru PCLK_PERI>;
+ assigned-clock-rates =
+ <576000000>, <400000000>,
+ <1188000000>,
+ <300000000>, <300000000>,
+ <150000000>, <150000000>,
+ <75000000>, <75000000>;
};
grf: syscon@ff770000 {