First part of refactoring ARM addrmode2 (load/store) instructions to be more
[oota-llvm.git] / lib / Target / ARM / ARMScheduleA9.td
2010-10-21 Andrew Trickputback r116983 and fix simple-fp-encoding.ll tests
2010-10-21 Owen AndersonRevert r116983, which is breaking all the buildbots.
2010-10-21 Evan ChengAdd missing scheduling itineraries for transfers betwee...
2010-10-13 Evan ChengLimit load / store issues (at least until we have a...
2010-10-11 Evan ChengMore ARM scheduling itinerary fixes.
2010-10-11 Evan ChengProper VST scheduling itineraries.
2010-10-09 Evan ChengAdd VLD4 scheduling itineraries.
2010-10-09 Evan ChengFinish vld3 and vld4.
2010-10-09 Evan ChengCorrect some load / store instruction itinerary mistakes:
2010-10-07 Evan ChengModel operand cycles of vldm / vstm; also fixes schedul...
2010-10-06 Evan Cheng- Add TargetInstrInfo::getOperandLatency() to compute...
2010-10-03 Evan ChengMajor changes to Cortex-A9 itinerary.
2010-10-01 Evan ChengFix r115332: correctly model AGU / NEON mux.
2010-10-01 Evan ChengAdd operand cycles for vldr / vstr.
2010-10-01 Evan ChengNEON scheduling info fix. vmov reg, reg are single...
2010-10-01 Evan ChengPer Cortex-A9 pipeline diagram. AGU (core load / store...
2010-09-30 Evan ChengARM instruction itinerary fixes:
2010-09-29 Evan ChengModel Cortex-a9 load to SUB, RSB, ADD, ADC, SBC, RSC...
2010-09-29 Evan ChengSeparate itinerary classes for mvn from mov; for tst...
2010-09-29 Evan ChengAssign bitwise binary instructions different itinerary...
2010-09-28 Evan ChengAdd support to model pipeline bypass / forwarding.
2010-09-25 Evan ChengFix IIC_iEXTAr itinerary class of Cortex-A9.
2010-09-25 Evan ChengRemove a unused instruction itinerary class.
2010-09-25 Evan ChengFix zero and sign extension instructions scheduling...
2010-09-24 Evan ChengMore pseudo instruction scheduling itinerary fixes.
2010-09-24 Evan ChengFix scheduling itinerary for pseudo mov immediate instr...
2010-09-08 Evan ChengFix LDM_RET schedule itinery.
2010-06-28 Jim Grosbachminor housekeeping cleanup: 80-column, trailing whitesp...
2010-05-29 Anton KorobeynikovSome A9 load/store cleanups
2010-05-29 Anton KorobeynikovSome rough approximations for load/stores on A9
2010-05-29 Anton KorobeynikovNEON/VFP stuff can be issued only via Pipe1 on A9
2010-05-29 Anton KorobeynikovAdd some integer instruction itineraries for A9
2010-04-18 Anton KorobeynikovMake processor FUs unique for given itinerary. This...
2010-04-07 Anton KorobeynikovSplit A8/A9 itins - they already were too big.