2013-04-12 |
Jyotsna Verma | Hexagon: Set isPredicatedNew flag on predicate new... |
blob | commitdiff | raw |
2013-04-12 |
Jyotsna Verma | Hexagon: Set isPredicatedFlase flag for all the instruc... |
blob | commitdiff | raw | diff to current |
2013-03-28 |
Jyotsna Verma | Hexagon: Use multiclass for gp-relative instructions. |
blob | commitdiff | raw | diff to current |
2013-03-26 |
Jyotsna Verma | Hexagon: Use multiclass for aslh, asrh, sxtb, sxth... |
blob | commitdiff | raw | diff to current |
2013-03-22 |
Jyotsna Verma | Hexagon: Add and enable memops setbit, clrbit, &,|... |
blob | commitdiff | raw | diff to current |
2013-03-08 |
Jyotsna Verma | Hexagon: Add patterns for zero extended loads from... |
blob | commitdiff | raw | diff to current |
2013-03-07 |
Jyotsna Verma | Hexagon: Add support to lower block address. |
blob | commitdiff | raw | diff to current |
2013-03-05 |
Jyotsna Verma | reverting patch 176508. |
blob | commitdiff | raw | diff to current |
2013-03-05 |
Jyotsna Verma | Hexagon: Add support for lowering block address. |
blob | commitdiff | raw | diff to current |
2013-02-15 |
Jyotsna Verma | Hexagon: Set appropriate TSFlags to the loads/stores... |
blob | commitdiff | raw | diff to current |
2013-02-14 |
Jyotsna Verma | Hexagon: Use multiclass for absolute addressing mode... |
blob | commitdiff | raw | diff to current |
2013-02-13 |
Jyotsna Verma | Hexagon: Use absolute addressing mode loads/stores... |
blob | commitdiff | raw | diff to current |
2013-02-05 |
Jyotsna Verma | Hexagon: Use TFR_cond with cmpb.[eq,gt,gtu] to handle |
blob | commitdiff | raw | diff to current |
2013-02-05 |
Jyotsna Verma | Hexagon: Use multiclass for absolute addressing mode... |
blob | commitdiff | raw | diff to current |
2013-02-05 |
Jyotsna Verma | Hexagon: Add V4 compare instructions. Enable relationsh... |
blob | commitdiff | raw | diff to current |
2013-02-04 |
Jyotsna Verma | Hexagon: Add V4 combine instructions and some more... |
blob | commitdiff | raw | diff to current |
2013-02-01 |
Jyotsna Verma | Replace LDriu*[bhdw]_indexed_V4 instructions with ... |
blob | commitdiff | raw | diff to current |
2013-02-01 |
Jyotsna Verma | Add appropriate TSFlags to the instructions that must... |
blob | commitdiff | raw | diff to current |
2013-01-29 |
Jyotsna Verma | Use multiclass for post-increment store instructions. |
blob | commitdiff | raw | diff to current |
2013-01-29 |
Jyotsna Verma | Add constant extender support for MInst type instructions. |
blob | commitdiff | raw | diff to current |
2013-01-07 |
Craig Topper | Remove more unnecessary # operators with nothing to... |
blob | commitdiff | raw | diff to current |
2013-01-07 |
Craig Topper | Remove # from the beginning and end of def names. The... |
blob | commitdiff | raw | diff to current |
2012-12-20 |
Jyotsna Verma | Add constant extender support to GP-relative load/store... |
blob | commitdiff | raw | diff to current |
2012-12-20 |
Jyotsna Verma | Add TSFlags to ALU32 type instructions for constant... |
blob | commitdiff | raw | diff to current |
2012-12-11 |
Jyotsna Verma | Use multiclass for new-value store instructions with... |
blob | commitdiff | raw | diff to current |
2012-12-05 |
Jyotsna Verma | Define new-value store instructions with base+immediate... |
blob | commitdiff | raw | diff to current |
2012-12-05 |
Jyotsna Verma | Use multiclass to define store instructions with base... |
blob | commitdiff | raw | diff to current |
2012-12-04 |
Jyotsna Verma | Define store instructions with base+register offset... |
blob | commitdiff | raw | diff to current |
2012-12-04 |
Jyotsna Verma | Add patterns to define 'combine', 'tstbit', 'ct0/cl0... |
blob | commitdiff | raw | diff to current |
2012-12-03 |
Jyotsna Verma | Define store instructions with base+immediate offset... |
blob | commitdiff | raw | diff to current |
2012-11-30 |
Jyotsna Verma | Use multiclass for the store instructions with MEMri... |
blob | commitdiff | raw | diff to current |
2012-11-30 |
Jyotsna Verma | Use multiclass for the load instructions with 'base... |
blob | commitdiff | raw | diff to current |
2012-11-20 |
Jyotsna Verma | Removing some unused instruction definitions from the... |
blob | commitdiff | raw | diff to current |
2012-11-14 |
Jyotsna Verma | Added multiclass for post-increment load instructions. |
blob | commitdiff | raw | diff to current |
2012-07-13 |
Jakob Stoklund Olesen | Remove variable_ops from call instructions in most... |
blob | commitdiff | raw | diff to current |
2012-05-14 |
Brendon Cahoon | Revert 156634 upon request until code improvement chang... |
blob | commitdiff | raw | diff to current |
2012-05-11 |
Brendon Cahoon | Hexagon constant extender support. |
blob | commitdiff | raw | diff to current |
2012-05-08 |
Sirish Pande | Update load/store instruction patterns in Hexagon V4. |
blob | commitdiff | raw | diff to current |
2012-05-03 |
Sirish Pande | Extensions of Hexagon V4 instructions. |
blob | commitdiff | raw | diff to current |
2012-04-23 |
Chandler Carruth | Revert r155365, r155366, and r155367. All three of... |
blob | commitdiff | raw | diff to current |
2012-04-23 |
Sirish Pande | Support for Hexagon VLIW Packetizer. |
blob | commitdiff | raw | diff to current |
2012-04-18 |
Chandler Carruth | This reverts a long string of commits to the Hexagon... |
blob | commitdiff | raw | diff to current |
2012-04-12 |
Sirish Pande | HexagonPacketizer patch. |
blob | commitdiff | raw | diff to current |
2012-02-15 |
Sirish Pande | Optimize redundant sign extends and negation of predicates. |
blob | commitdiff | raw | diff to current |
2012-02-15 |
Eric Christopher | Revert "Optimize redundant sign extends and negation... |
blob | commitdiff | raw | diff to current |
2012-02-15 |
Sirish Pande | Optimize redundant sign extends and negation of predicates |
blob | commitdiff | raw | diff to current |
2012-02-08 |
Brendon Cahoon | Use TSFlag bit to describe instruction properties. |
blob | commitdiff | raw | diff to current |
2011-12-12 |
Tony Linthicum | Hexagon backend support |
blob | commitdiff | raw | diff to current |
|