SparcV9 doesnt have rem instruction either.
[oota-llvm.git] / lib / Target / R600 / AMDGPUISelDAGToDAG.cpp
2013-09-22 Tim NorthoverISelDAG: spot chain cycles involving MachineNodes
2013-09-12 Vincent LejeuneR600: Move clamp handling code to R600IselLowering.cpp
2013-09-12 Vincent LejeuneR600: Move code handling literal folding into R600ISelL...
2013-09-12 Vincent LejeuneR600: Move fabs/fneg/sel folding logic into PostProcessIsel
2013-08-31 Benjamin KramerMark an unreachable code path with llvm_unreachable...
2013-08-16 Tom StellardR600: Enable folding of inline literals into REQ_SEQUEN...
2013-08-15 Alexey SamsonovTentative fix for global-buffer-overflow caused by...
2013-08-14 Tom StellardR600/SI: Lower BUILD_VECTOR to REG_SEQUENCE v2
2013-08-14 Tom StellardR600/SI: Choose the correct MOV instruction for copying...
2013-08-06 Tom StellardR600/SI: Use VSrc_* register classes as the default...
2013-08-01 Tom StellardR600: Add 64-bit float load/store support
2013-07-23 Tom StellardR600: Treat CONSTANT_ADDRESS loads like GLOBAL_ADDRESS...
2013-07-23 Tom StellardR600: Add support for 24-bit MUL instructions
2013-07-23 Tom StellardR600: Rename AMDILISelDAGToDAG.cpp -> AMDGPUISelDAGToDA...