[x86] lower calls to llvm.maxnum.v4f32 using maxps
[oota-llvm.git] / lib / Target / X86 / X86InstrExtension.td
2015-02-03 Craig Topper[X86] Add Requires[In64BitMode] around MOVSX64rr32...
2014-11-26 Craig TopperReplace neverHasSideEffects=1 with hasSideEffects=0...
2014-11-03 Ahmed Bougacha[X86] 8bit divrem: Improve codegen for AH register...
2014-02-02 Craig TopperMerge x86 HasOpSizePrefix/HasOpSize16Prefix into a...
2014-01-08 David Woodhouse[x86] Add OpSize16 to instructions that need it
2013-09-13 Preston GurdAdds support for Atom Silvermont (SLM) - -march=slm
2013-05-30 Tim NorthoverX86: change zext moves to use sub-register infrastructure.
2013-03-26 Jakob Stoklund OlesenAnnotate the remaining x86 instructions with SchedRW...
2013-03-19 Jakob Stoklund OlesenAnnotate X86InstrExtension.td with SchedRW lists.
2012-07-30 Craig TopperMark MOVZX16/MOVSX16 as neverHasSideEffects/mayLoad
2012-07-30 Craig TopperMark MOVZX32_NOREX as isCodeGenOnly and neverHasSideEff...
2012-02-29 Andrew TrickIntel Atom instruction itineraries for mov sign extensi...
2012-02-18 Jia LiuEmacs-tag and some comment fix for all ARM, CellSPU...
2011-10-07 Jakob Stoklund OlesenConstrain both operands on MOVZX32_NOREXrr8.
2011-05-20 Stuart HastingsRe-commit 131641 with fixes; de-pseudoize MOVSX16rr8...
2011-05-19 Stuart HastingsReverting 131641 to investigate 'bot complaint.
2011-05-19 Stuart HastingsRevise MOVSX16rr8/MOVZX16rr8 (and rm variants) to no...
2010-11-01 Chris Lattnermake the asm matcher emitter reject instructions that...
2010-10-31 Chris Lattnertwo changes: make the asmmatcher generator ignore ARM...
2010-10-05 Chris Lattneradd new file