Switch over to tablegen generated header files
[oota-llvm.git] / lib / Target / X86 / X86InstrInfo.def
2003-08-03 Chris LattnerFix typeos in comments
2003-07-11 Brian GaekeFix some serious floating-point bugs (fixes test cases...
2003-06-27 Brian GaekeNice tasty llc fixes. These should fix LLC for x86...
2003-06-21 Chris LattnerAdd IMULr16 & IMULr32 instructions
2003-06-19 Brian GaekeRECAPITALIZE all the names of pseudo-instructions,...
2003-06-19 Brian GaekeRename many instructions to their Intel asm-compatible...
2003-06-05 Chris LattnerImplement generation of cmp R, C to not use an extra...
2003-06-05 Chris LattnerAdd instructions for (add|sub|and|or|xor)ri(8|16|32)
2003-06-01 Chris LattnerAdd RR forms of test instruction
2003-06-01 Chris LattnerAdd definitions for TEST instructions
2003-06-01 Chris LattnerAdd new cmovne32 instruction
2003-05-07 Chris LattnerIMPLICIT_DEF was not the beautiful elegant solution...
2003-05-06 Chris LattnerAdd two new pseudo instructions
2003-01-16 Chris LattnerAdd more flavors of branch instructions
2003-01-14 Chris LattnerRename MachineInstrInfo -> TargetInstrInfo
2003-01-13 Chris Lattner* Function calls clobber fp registers
2002-12-28 Chris Lattner* Minor reformatting
2002-12-25 Chris Lattner* Use new pseudo instr form for instructions
2002-12-23 Chris LattnerAdd definition for the bswap instruction
2002-12-20 Chris LattnerCBW doesn't modify AL
2002-12-18 Chris LattnerAdd reg clobber list for direct calls
2002-12-16 Chris LattnerAdd call clobber info
2002-12-13 Chris LattnerImplement indirect function calls
2002-12-13 Chris LattnerNicify a bit
2002-12-13 Chris LattnerFix encoding of CBW instruction
2002-12-13 Chris LattnerRename MemArg* to Arg*
2002-12-13 Chris LattnerMake mem size an assert
2002-12-12 Misha BrukmanAdded the flag to mark instructions which are really...
2002-12-12 Brian GaekeThis checkin is brought to you by the brian gaeke allni...
2002-12-05 Brian GaekeTarget/X86/Printer.cpp: Add sizePtr function, and use...
2002-12-04 Misha BrukmanAdded push and pop instructions.
2002-12-04 Misha BrukmanAdded instructions to add/subtract imm32 to/from a...
2002-12-03 Chris LattnerFix broken ret opcode, grr...
2002-12-03 Chris Lattner* Move information about Implicit Defs/Uses into X86Ins...
2002-12-01 Chris LattnerAdd rawfrm flags
2002-11-29 Brian Gaekebrg
2002-11-21 Chris LattnerPrinting support for more stuff
2002-11-21 Chris LattnerAdd printing information for MUL and DIV
2002-11-21 Chris LattnerRemove opcode information for instructions that are...
2002-11-21 Chris LattnerAdd printing support for sahf & setcc
2002-11-21 Chris LattnerRename the SetCC X86 instructions to reflect the fact...
2002-11-21 Chris LattnerHuge diff do to reindeinting comments.
2002-11-19 Brian GaekeBrian Gaeke says:
2002-11-18 Chris LattnerStart to add more information to instr.def
2002-11-18 Chris LattnerAdd instruction annotation about whether it has a 0x0F...
2002-11-18 Chris LattnerAdd more void flags
2002-11-18 Chris LattnerSet the void flag on instructions that should get it
2002-11-17 Chris LattnerAdd load/store instructions
2002-11-14 Brian Gaekeinclude/llvm/CodeGen/MachineInstrBuilder.h: Add addClob...
2002-11-11 Brian GaekeInstSelectSimple.cpp: (visitReturnInst) Add return...
2002-11-07 Brian GaekeAdd instruction selection code and tests for setcc...
2002-11-02 Chris LattnerImplement signed and unsigned division and remainder
2002-11-02 Chris LattnerImplement multiply operator
2002-11-02 Chris Lattner* Implement subtract
2002-11-02 Chris Lattnershuffle code around a bit, implement and, or, xor
2002-11-02 Chris LattnerImplement unconditional branching support
2002-10-31 Brian GaekeInstSelectSimple.cpp: Include llvm/iOther.h for ShiftInst.
2002-10-30 Chris LattnerSet the destination register field based on the target...
2002-10-30 Chris LattnerAdd flag to specify when no value is produced by an...
2002-10-29 Chris LattnerMinor renaming
2002-10-29 Chris LattnerSwitch to different flag set
2002-10-27 Chris LattnerAdd instruction definitions for mov r, imm instructions
2002-10-25 Chris LattnerInitial checkin of X86 backend.