2015-12-24 |
Asaf Badouh | [X86][PKU] Add {RD,WR}PKRU encoding |
blob | commitdiff | raw |
2015-12-21 |
Amjad Aboud | Implemented Support of IA interrupt and exception handlers: |
blob | commitdiff | raw | diff to current |
2015-10-12 |
Amjad Aboud | [X86] Add XSAVE intrinsic family |
blob | commitdiff | raw | diff to current |
2015-10-12 |
Craig Topper | [X86] Change the immediate for IN/OUT instructions... |
blob | commitdiff | raw | diff to current |
2015-10-11 |
Craig Topper | [X86] Remove special validation for INT immediate opera... |
blob | commitdiff | raw | diff to current |
2015-02-07 |
Craig Topper | [X86] Add register use/def for wrmsr and rdmsr. |
blob | commitdiff | raw | diff to current |
2015-02-07 |
Craig Topper | [X86] Add GETSEC instruction. |
blob | commitdiff | raw | diff to current |
2015-02-05 |
Craig Topper | [X86] Add xrstors/xsavec/xsaves/clflushopt/clwb/pcommit... |
blob | commitdiff | raw | diff to current |
2015-02-05 |
Craig Topper | [X86] Remove two feature flags that covered sets of... |
blob | commitdiff | raw | diff to current |
2015-02-03 |
Craig Topper | [X86] Make fxsave64/fxrstor64/xsave64/xsrstor64/xsaveop... |
blob | commitdiff | raw | diff to current |
2015-01-26 |
Alex Rosenberg | Use a different encoding for debugtrap on PS4. |
blob | commitdiff | raw | diff to current |
2014-12-04 |
Michael Liao | [X86] Clean up whitespace as well as minor coding style |
blob | commitdiff | raw | diff to current |
2014-09-04 |
Reid Kleckner | X86: cpuid and xgetbv write to 32-bit registers, not... |
blob | commitdiff | raw | diff to current |
2014-08-21 |
Robert Khasanov | [x86] SMAP: added HasSMAP attribute for CLAC/STAC,... |
blob | commitdiff | raw | diff to current |
2014-06-30 |
Andrea Di Biagio | [X86] Add support for builtin to read performance monit... |
blob | commitdiff | raw | diff to current |
2014-04-24 |
Andrea Di Biagio | [X86] Add support for Read Time Stamp Counter x86 built... |
blob | commitdiff | raw | diff to current |
2014-02-27 |
Craig Topper | [X86] Fix Uses/Defs lists for INS, OUTS, SCAS, CMPS... |
blob | commitdiff | raw | diff to current |
2014-02-26 |
Craig Topper | [x86] Add same itinerary to SYSEXIT64 as SYSEXIT for... |
blob | commitdiff | raw | diff to current |
2014-02-19 |
Craig Topper | Remove A6/A7 opcode maps. They can all be handled with... |
blob | commitdiff | raw | diff to current |
2014-02-18 |
Craig Topper | Add a bunch of OpSize32 tags to 64-bit mode only instru... |
blob | commitdiff | raw | diff to current |
2014-02-02 |
Craig Topper | Merge x86 HasOpSizePrefix/HasOpSize16Prefix into a... |
blob | commitdiff | raw | diff to current |
2014-02-01 |
Craig Topper | Simplify some x86 format classes and remove some ambigu... |
blob | commitdiff | raw | diff to current |
2014-01-28 |
Reid Kleckner | x86: add implicit defs for cpuid |
blob | commitdiff | raw | diff to current |
2014-01-22 |
David Woodhouse | [x86] Allow segment and address-size overrides for... |
blob | commitdiff | raw | diff to current |
2014-01-17 |
Craig Topper | Switch a few instructions to use RI instead I so they... |
blob | commitdiff | raw | diff to current |
2014-01-14 |
Craig Topper | Separate the concept of 16-bit/32-bit operand size... |
blob | commitdiff | raw | diff to current |
2014-01-08 |
David Woodhouse | [x86] Disambiguate [LS][IG]DT{32,64}m and add 16-bit... |
blob | commitdiff | raw | diff to current |
2014-01-08 |
David Woodhouse | [x86] Add OpSize16 to instructions that need it |
blob | commitdiff | raw | diff to current |
2014-01-04 |
Craig Topper | Tag x86 move to/from debug/control registers with Not64... |
blob | commitdiff | raw | diff to current |
2014-01-02 |
Craig Topper | Mark PUSHFS64/PUSHGS64/POPFS64/POPGS64 as In64BitMode... |
blob | commitdiff | raw | diff to current |
2013-12-20 |
Eric Christopher | [x86] Rename In32BitMode predicate to Not64BitMode |
blob | commitdiff | raw | diff to current |
2013-07-31 |
Craig Topper | Changed register names (and pointer keywords) to be... |
blob | commitdiff | raw | diff to current |
2013-04-11 |
Michael Liao | Add CLAC/STAC instruction encoding/decoding support |
blob | commitdiff | raw | diff to current |
2013-04-10 |
Kay Tiong Khoo | fixed xsave, xsaveopt, xrstor mnemonics with intel... |
blob | commitdiff | raw | diff to current |
2013-04-10 |
Kay Tiong Khoo | fixed to disassemble with tab after mnemonic rather... |
blob | commitdiff | raw | diff to current |
2013-03-20 |
Jakob Stoklund Olesen | Add a catch-all WriteSystem SchedWrite type. |
blob | commitdiff | raw | diff to current |
2013-02-11 |
Kay Tiong Khoo | *fixed disassembly of some i386 system insts with intel... |
blob | commitdiff | raw | diff to current |
2012-05-14 |
Dan Gohman | Rename @llvm.debugger to @llvm.debugtrap. |
blob | commitdiff | raw | diff to current |
2012-05-11 |
Dan Gohman | Define a new intrinsic, @llvm.debugger. It will be... |
blob | commitdiff | raw | diff to current |
2012-05-04 |
Preston Gurd | Adds Intel Atom scheduling latencies to X86InstrSystem.td. |
blob | commitdiff | raw | diff to current |
2012-03-10 |
Bill Wendling | Fix disasm of iret, sysexit, and sysret when displayed... |
blob | commitdiff | raw | diff to current |
2012-02-18 |
Jia Liu | Emacs-tag and some comment fix for all ARM, CellSPU... |
blob | commitdiff | raw | diff to current |
2012-01-09 |
Devang Patel | Fix asm string wrt variants. |
blob | commitdiff | raw | diff to current |
2011-10-30 |
Craig Topper | Add intrinsics and feature flag for read/write FS/GS... |
blob | commitdiff | raw | diff to current |
2011-10-27 |
Kevin Enderby | Change the sysexit mnemonic (and sysexitl) to never... |
blob | commitdiff | raw | diff to current |
2011-10-16 |
Craig Topper | Add X86 INVPCID instruction. Add 32/64-bit predicates... |
blob | commitdiff | raw | diff to current |
2011-10-07 |
Craig Topper | Add X86 disassembler support for RDFSBASE, RDGSBASE... |
blob | commitdiff | raw | diff to current |
2011-10-07 |
Craig Topper | Add X86 disassembler support for XSAVE, XRSTOR, and... |
blob | commitdiff | raw | diff to current |
2011-09-22 |
Craig Topper | Fix register printing in disassembling of push/pop... |
blob | commitdiff | raw | diff to current |
2011-06-30 |
Joerg Sonnenberger | Recognize the xstorerng alias for VIA PadLock's xstore... |
blob | commitdiff | raw | diff to current |
2011-04-09 |
Chris Lattner | fix rdar://8735979 - "int 3" doesn't match to "int3... |
blob | commitdiff | raw | diff to current |
2011-04-04 |
Joerg Sonnenberger | Add support for the VIA PadLock instructions. |
blob | commitdiff | raw | diff to current |
2011-03-04 |
Eli Friedman | PR9377: Handle x86 str with register operand in a way... |
blob | commitdiff | raw | diff to current |
2011-02-22 |
Rafael Espindola | Implement xgetbv and xsetbv. |
blob | commitdiff | raw | diff to current |
2010-10-27 |
Kevin Enderby | Added the x86 instruction ud2b (2nd official undefined... |
blob | commitdiff | raw | diff to current |
2010-10-22 |
Andrew Trick | Reverting r117031 to cleanup valgrind errors. |
blob | commitdiff | raw | diff to current |
2010-10-21 |
Kevin Enderby | More tweaks to X86 instructions to allow the 'w' suffix... |
blob | commitdiff | raw | diff to current |
2010-10-19 |
Kevin Enderby | Added a few tweaks to the Intel Descriptor-table suppor... |
blob | commitdiff | raw | diff to current |
2010-10-05 |
Chris Lattner | move the atomic pseudo instructions out to X86InstrComp... |
blob | commitdiff | raw | diff to current |
2010-10-05 |
Chris Lattner | continue moving stuff out to X86InstrSystem.td. Move |
blob | commitdiff | raw | diff to current |
2010-10-05 |
Chris Lattner | refactor .td files a bit, moving system instructions... |
blob | commitdiff | raw | diff to current |
|