ARM: add constraint that RdLo != Rn != RdHi for v5 MLA insts.
[oota-llvm.git] / test / CodeGen / ARM / 2013-07-29-vector-or-combine.ll
2013-07-30 Saleem Abdulrasool[ARM] check bitwidth in PerformORCombine