do not compare actual branch labels; this may fix llvm-gcc-x86_64-darwin10-cross...
[oota-llvm.git] / test / CodeGen / ARM / reg_sequence.ll
2010-09-02 Bob WilsonConvert VLD1 and VLD2 instructions to use pseudo-instru...
2010-08-27 Bob WilsonAdd alignment arguments to all the NEON load/store...
2010-08-20 Bob WilsonReplace some NEON vmovl intrinsic that I missed earlier.
2010-07-13 Bob WilsonUse a target-specific VMOVIMM DAG node instead of BUILD...
2010-07-09 Bob WilsonPrint "dregpair" NEON operands with a space between...
2010-07-09 Bob WilsonReenable DAG combining for vector shuffles. It looks...
2010-06-24 Dan GohmanEliminate the other half of the BRCOND optimization...
2010-06-17 Rafael EspindolaRemove arm_apcscc from the test files. It is the defaul...
2010-05-28 Evan ChengFix some latency computation bugs: if the use is not...
2010-05-21 Evan ChengChange ARM scheduling default to list-hybrid if the...
2010-05-19 Jakob Stoklund OlesenTwoAddressInstructionPass doesn't really know how to...
2010-05-18 Evan ChengFix PR7162: Use source register classes and sub-indices...
2010-05-17 Evan ChengFix PR7175. Insert copies of a REG_SEQUENCE source...
2010-05-17 Evan ChengFix PR7156. If the sources of a REG_SEQUENCE are all...
2010-05-17 Evan ChengCareful with reg_sequence coalescing to not to overwrit...
2010-05-17 Evan ChengTurn on -neon-reg-sequence by default.