The ARM disassembler did not handle the alignment correctly for VLD*DUP* instructions
[oota-llvm.git] / test / CodeGen / ARM / vldlane.ll
2011-03-31 Jakob Stoklund OlesenFix ARM tests to be register allocator independent.
2011-02-07 Bob WilsonAdd codegen support for using post-increment NEON load...
2010-12-17 Bob WilsonFix crash compiling a QQQQ REG_SEQUENCE for a Neon...
2010-12-10 Bob WilsonAdd float patterns for Neon vld1-lane/dup and vst1...
2010-12-10 Bob WilsonFix some invalid alignments for Neon vld-dup and vld...
2010-11-03 Bob WilsonAdd codegen patterns for VST1-lane instructions. Radar...
2010-11-01 Bob WilsonAdd support for alignment operands on VLD1-lane instruc...
2010-11-01 Bob WilsonAdd VLD1-lane testcases for quad-register types.
2010-11-01 Bob WilsonAdd NEON VLD1-lane instructions. Partial fix for Radar...
2010-10-19 Bob WilsonSupport alignment for NEON vld-lane and vst-lane instru...
2010-08-27 Bob WilsonAdd alignment arguments to all the NEON load/store...
2010-05-03 Dan GohmanFix tests to use fadd, fsub, and fmul, instead of add...
2010-04-20 Bob WilsonFix tests for Neon load/store intrinsics to match the...
2009-10-08 Bob WilsonAdd codegen support for NEON vld4lane intrinsics with...
2009-10-08 Bob WilsonAdd codegen support for NEON vld3lane intrinsics with...
2009-10-08 Bob WilsonAdd codegen support for NEON vld2lane intrinsics with...
2009-10-06 Bob WilsonUpdate NEON struct names to match llvm-gcc changes.
2009-09-09 Dan GohmanEliminate more uses of llvm-as and llvm-dis.
2009-09-01 Bob WilsonFix incorrect declarations of intrinsics in this test.
2009-09-01 Bob WilsonAdd test for vld{234}_lane instructions.