Fix ordering of operands on lowering of atomicrmw min/max nodes on ARM.
[oota-llvm.git] / test / CodeGen / CellSPU / bigstack.ll
2010-08-09 Kalle RaiskilaHave SPU handle halfvec stores aligned by 8 bytes.
2010-03-29 Chris LattnerFrom Kalle Raiskila: