DIVREM isel deficiency: If sign bit is known zero, zero out DX/EDX/RDX instead of...
[oota-llvm.git] / test / CodeGen / X86 / mmx-vzmovl.ll
2008-11-05 Evan ChengAdd more vector move low and zero-extend patterns.