DIVREM isel deficiency: If sign bit is known zero, zero out DX/EDX/RDX instead of...
[oota-llvm.git] / test / CodeGen / X86 / shift-and.ll
2008-08-30 Evan ChengTransform (x << (y&31)) -> (x << y). This takes advanta...