DIVREM isel deficiency: If sign bit is known zero, zero out DX/EDX/RDX instead of...
[oota-llvm.git] / test / CodeGen / X86 / vec_splat-3.ll
2008-12-23 Mon P WangAdded shuffle and splat test cases for r61365.