[Hexagon] Adding add/sub with carry, logical shift left by immediate and memop instru...
[oota-llvm.git] / test / MC / Disassembler / Hexagon / alu32_perm.txt
2014-12-10 Colin LeMahieu[Hexagon] Adding combine ri/ir instructions.
2014-12-08 Colin LeMahieu[Hexagon] Adding combine reg, reg with predicated forms.
2014-12-08 Colin LeMahieu[Hexagon] Adding packhl instruction.
2014-12-05 Colin LeMahieu[Hexagon] Updating mux_ir/ri/ii/rr with encoding bits
2014-12-05 Colin LeMahieu[Hexagon] Adding DoubleRegs decoder. Moving C2_mux...
2014-12-05 Colin LeMahieu[Hexagon] Adding combine reg-reg forms.
2014-12-05 Colin LeMahieu[Hexagon] Marking several instructions as isCodeGenOnly...