Akira Hatanaka [Tue, 11 Oct 2011 00:11:12 +0000 (00:11 +0000)]
Change definitions of classes LoadM and StoreM in preparation for adding support
for 64-bit load and store instructions. Add definitions of 64-bit memory operand
and 16-bit immediate operand.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141603
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Tue, 11 Oct 2011 00:10:41 +0000 (00:10 +0000)]
Simplify check that optional def is there and is CPSR.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141602
91177308-0d34-0410-b5e6-
96231b3b80d8
Lang Hames [Mon, 10 Oct 2011 23:42:08 +0000 (23:42 +0000)]
Add a natural stack alignment field to TargetData, and prevent InstCombine from
promoting allocas to preferred alignments that exceed the natural
alignment. This avoids some potentially expensive dynamic stack realignments.
The natural stack alignment is set in target data strings via the "S<size>"
option. Size is in bits and must be a multiple of 8. The natural stack alignment
defaults to "unspecified" (represented by a zero value), and the "unspecified"
value does not prevent any alignment promotions. Target maintainers that care
about avoiding promotions should explicitly add the "S<size>" option to their
target data strings.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141599
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Mon, 10 Oct 2011 23:36:56 +0000 (23:36 +0000)]
Fix warning.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141597
91177308-0d34-0410-b5e6-
96231b3b80d8
Devang Patel [Mon, 10 Oct 2011 23:18:02 +0000 (23:18 +0000)]
Revert r141569 and r141576.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141594
91177308-0d34-0410-b5e6-
96231b3b80d8
Jim Grosbach [Mon, 10 Oct 2011 23:06:42 +0000 (23:06 +0000)]
Simplify operand Kind checks a bit.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141592
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Mon, 10 Oct 2011 22:59:55 +0000 (22:59 +0000)]
Reapply r141365 now that PR11107 is fixed.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141591
91177308-0d34-0410-b5e6-
96231b3b80d8
Jim Grosbach [Mon, 10 Oct 2011 22:55:05 +0000 (22:55 +0000)]
Add a name to sub-operand for clarity.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141590
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Mon, 10 Oct 2011 22:52:53 +0000 (22:52 +0000)]
If the CPSR is defined by a copy, then we don't want to merge it into an IT
block. E.g., if we have:
movs r1, r1
rsb r1, 0
movs r2, r2
rsb r2, 0
we don't want this to be converted to:
movs r1, r1
movs r2, r2
itt mi
rsb r1, 0
rsb r2, 0
PR11107 & <rdar://problem/
10259534>
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141589
91177308-0d34-0410-b5e6-
96231b3b80d8
Eli Friedman [Mon, 10 Oct 2011 22:28:47 +0000 (22:28 +0000)]
Make sure the X86 backend doesn't explode on 128-bit shuffles in AVX mode. Fixes PR11102.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141585
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Mon, 10 Oct 2011 21:55:43 +0000 (21:55 +0000)]
Object: add getSectionAlignment.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141581
91177308-0d34-0410-b5e6-
96231b3b80d8
Nick Lewycky [Mon, 10 Oct 2011 21:21:34 +0000 (21:21 +0000)]
Add support for dumping section headers to llvm-objdump. This uses the same
flags as binutils objdump but the output is different, not just in format but
also showing different sections. Compare its results against readelf, not
objdump.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141579
91177308-0d34-0410-b5e6-
96231b3b80d8
Jakob Stoklund Olesen [Mon, 10 Oct 2011 20:34:28 +0000 (20:34 +0000)]
Give targets a chance to expand even standard pseudos.
Allow targets to expand COPY and other standard pseudo-instructions
before they are expanded with copyPhysReg().
This allows the target to examine the COPY instruction for extra
operands indicating it can be widened to a preferable super-register
copy. See the ARM -widen-vmovs option.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141578
91177308-0d34-0410-b5e6-
96231b3b80d8
Devang Patel [Mon, 10 Oct 2011 20:32:03 +0000 (20:32 +0000)]
If loop header is also loop exiting block then it may not be safe to hoist instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141576
91177308-0d34-0410-b5e6-
96231b3b80d8
Jakob Stoklund Olesen [Mon, 10 Oct 2011 20:15:49 +0000 (20:15 +0000)]
Emit full ED initializers even for pseudo-instructions.
This should unbreak the picky buildbots.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141575
91177308-0d34-0410-b5e6-
96231b3b80d8
Andrew Trick [Mon, 10 Oct 2011 19:48:56 +0000 (19:48 +0000)]
Allow stat += 0 without activating the stat.
For me, this is a nice convenience. We generally want grep to match
stats output only when the event has occurred.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141574
91177308-0d34-0410-b5e6-
96231b3b80d8
Andrew Trick [Mon, 10 Oct 2011 19:35:46 +0000 (19:35 +0000)]
whitespace
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141572
91177308-0d34-0410-b5e6-
96231b3b80d8
Benjamin Kramer [Mon, 10 Oct 2011 19:35:07 +0000 (19:35 +0000)]
X86: Add a subtarget definition for core-avx-i, which is GCC's name for ivy bridge.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141571
91177308-0d34-0410-b5e6-
96231b3b80d8
Nadav Rotem [Mon, 10 Oct 2011 19:31:45 +0000 (19:31 +0000)]
Fix 10892 - When lowering SIGN_EXTEND_INREG do not lower v2i64 because the
instruction set has no 64-bit SRA support.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141570
91177308-0d34-0410-b5e6-
96231b3b80d8
Devang Patel [Mon, 10 Oct 2011 19:09:20 +0000 (19:09 +0000)]
Add dominance check for the instruction being hoisted.
For example, MachineLICM should not hoist a load that is not guaranteed to be executed.
Radar
10254254.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141569
91177308-0d34-0410-b5e6-
96231b3b80d8
Jakob Stoklund Olesen [Mon, 10 Oct 2011 18:51:33 +0000 (18:51 +0000)]
Mark the standard pseudos as isPseudo = 1.
The difference between isPseudo and isCodeGenOnly is a bit murky, but
isCodeGenOnly should eventually go away. It is used for instructions
that are clones of real instructions with slightly different properties.
The standard pseudo-instructions never mirror real instructions, so they
are definitely in the isPseudo category.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141567
91177308-0d34-0410-b5e6-
96231b3b80d8
Bruno Cardoso Lopes [Mon, 10 Oct 2011 18:41:02 +0000 (18:41 +0000)]
The Mips specific function for instruction cache invalidation cannot be
compiled on mips32r1 processors because it uses synci and rdhwr instructions
which are supported only on mips32r2, so I replaced this function with the
call to function cacheflush which works for both mips32r1 and mips32r2.
Patch by Sasa Stankovic
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141564
91177308-0d34-0410-b5e6-
96231b3b80d8
Benjamin Kramer [Mon, 10 Oct 2011 18:34:56 +0000 (18:34 +0000)]
X86: Add patterns for the movbe instruction (mov + bswap, only available on atom)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141563
91177308-0d34-0410-b5e6-
96231b3b80d8
Jakob Stoklund Olesen [Mon, 10 Oct 2011 18:30:16 +0000 (18:30 +0000)]
Insert dummy ED table entries for pseudo-instructions.
The table is indexed by opcode, so simply removing pseudo-instructions
creates a wrong mapping from opcode to table entry.
Add a test case for xorps which has a very high opcode that exposes this
problem.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141562
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Mon, 10 Oct 2011 18:27:30 +0000 (18:27 +0000)]
Revert r141365. It was causing MultiSource/Benchmarks/MiBench/consumer-lame to
hang, and possibly SPEC/CINT2006/464_h264ref.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141560
91177308-0d34-0410-b5e6-
96231b3b80d8
Owen Anderson [Mon, 10 Oct 2011 18:09:38 +0000 (18:09 +0000)]
MCAtom extending methods need to extend the range of the atom as well.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141557
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Mon, 10 Oct 2011 17:08:47 +0000 (17:08 +0000)]
Mark the llvm.eh.sjlj.functioncontext intrinsic as reading memory so that fast
isel doesn't ignore it.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141548
91177308-0d34-0410-b5e6-
96231b3b80d8
Benjamin Kramer [Mon, 10 Oct 2011 13:10:09 +0000 (13:10 +0000)]
llvm-objdump: Take ownership of MCInstrInfos.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141535
91177308-0d34-0410-b5e6-
96231b3b80d8
Benjamin Kramer [Mon, 10 Oct 2011 13:10:04 +0000 (13:10 +0000)]
llvm-nm: Don't leak bitcode buffers.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141534
91177308-0d34-0410-b5e6-
96231b3b80d8
Benjamin Kramer [Mon, 10 Oct 2011 13:09:59 +0000 (13:09 +0000)]
XFAIL tblgen tests on leak checkers.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141533
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Mon, 10 Oct 2011 07:24:23 +0000 (07:24 +0000)]
When getting the number of bits necessary for addressing mode
ARMII::AddrModeT1_s, we need to take into account that if the frame register is
ARM::SP, then the number of bits is 8. If it's not ARM::SP, then the number of
bits is 5.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141529
91177308-0d34-0410-b5e6-
96231b3b80d8
Craig Topper [Mon, 10 Oct 2011 05:34:02 +0000 (05:34 +0000)]
Put a bunch of calls to ToggleFeature behind proper if statements.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141527
91177308-0d34-0410-b5e6-
96231b3b80d8
Chad Rosier [Mon, 10 Oct 2011 01:03:35 +0000 (01:03 +0000)]
Fix a regression from r138445. If we're loading from the frame/base pointer
the tADDrSPi instruction can't be used. Make sure we're updating the opcode
to tADDi3 in all cases.
rdar://
10254707
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141523
91177308-0d34-0410-b5e6-
96231b3b80d8
Justin Holewinski [Sun, 9 Oct 2011 15:42:02 +0000 (15:42 +0000)]
PTX: Print .ptr kernel attributes if PTX version >= 2.2
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141508
91177308-0d34-0410-b5e6-
96231b3b80d8
Craig Topper [Sun, 9 Oct 2011 07:31:39 +0000 (07:31 +0000)]
Add Ivy Bridge 16-bit floating point conversion instructions for the X86 disassembler.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141505
91177308-0d34-0410-b5e6-
96231b3b80d8
Jakob Stoklund Olesen [Sat, 8 Oct 2011 20:20:03 +0000 (20:20 +0000)]
Prevent potential NOREX bug.
A GR8_NOREX virtual register is created when extrating a sub_8bit_hi
sub-register:
%vreg2<def> = COPY %vreg1:sub_8bit_hi; GR8_NOREX:%vreg2 %GR64_ABCD:%vreg1
TEST8ri_NOREX %vreg2, 1, %EFLAGS<imp-def>; GR8_NOREX:%vreg2
If such a live range is ever split, its register class must not be
inflated to GR8. The sub-register copy can only target GR8_NOREX.
I dont have a test case for this theoretical bug.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141500
91177308-0d34-0410-b5e6-
96231b3b80d8
Jakob Stoklund Olesen [Sat, 8 Oct 2011 18:28:28 +0000 (18:28 +0000)]
Add TEST8ri_NOREX pseudo to constrain sub_8bit_hi copies.
In 64-bit mode, sub_8bit_hi sub-registers can only be used by NOREX
instructions. The COPY created from the EXTRACT_SUBREG DAG node cannot
target all GR8 registers, only those in GR8_NOREX.
TO enforce this, we ensure that all instructions using the
EXTRACT_SUBREG are GR8_NOREX constrained.
This fixes PR11088.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141499
91177308-0d34-0410-b5e6-
96231b3b80d8
Jakob Stoklund Olesen [Sat, 8 Oct 2011 18:06:54 +0000 (18:06 +0000)]
Add missing test case for r141410.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141498
91177308-0d34-0410-b5e6-
96231b3b80d8
Benjamin Kramer [Sat, 8 Oct 2011 15:49:19 +0000 (15:49 +0000)]
Include direct.h for _mkdir on mingw32 too.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141495
91177308-0d34-0410-b5e6-
96231b3b80d8
Che-Liang Chiou [Sat, 8 Oct 2011 12:39:26 +0000 (12:39 +0000)]
Revert r141079: tblgen: add preprocessor as a separate mode
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141492
91177308-0d34-0410-b5e6-
96231b3b80d8
Nicolas Geoffray [Sat, 8 Oct 2011 11:56:36 +0000 (11:56 +0000)]
Always check if a method or a type exist before trying to create it.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141490
91177308-0d34-0410-b5e6-
96231b3b80d8
NAKAMURA Takumi [Sat, 8 Oct 2011 11:22:53 +0000 (11:22 +0000)]
lib/Object: Suppress warnings on gcc-4.3.4 cygwin
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141485
91177308-0d34-0410-b5e6-
96231b3b80d8
NAKAMURA Takumi [Sat, 8 Oct 2011 11:22:47 +0000 (11:22 +0000)]
lib/DebugInfo/DWARFDebugLine.cpp: De-Unicode-ify.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141484
91177308-0d34-0410-b5e6-
96231b3b80d8
NAKAMURA Takumi [Sat, 8 Oct 2011 11:22:41 +0000 (11:22 +0000)]
Whitespace
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141483
91177308-0d34-0410-b5e6-
96231b3b80d8
Anton Korobeynikov [Sat, 8 Oct 2011 08:38:45 +0000 (08:38 +0000)]
Disable ABS optimization for Thumb1 target, we don't have necessary instructions there.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141481
91177308-0d34-0410-b5e6-
96231b3b80d8
Akira Hatanaka [Sat, 8 Oct 2011 03:50:18 +0000 (03:50 +0000)]
Simplify definition of FP move instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141476
91177308-0d34-0410-b5e6-
96231b3b80d8
Akira Hatanaka [Sat, 8 Oct 2011 03:38:41 +0000 (03:38 +0000)]
Define classes and multiclasses for FP binary instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141475
91177308-0d34-0410-b5e6-
96231b3b80d8
Akira Hatanaka [Sat, 8 Oct 2011 03:29:22 +0000 (03:29 +0000)]
Define multiclasses for FP-to-FP instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141474
91177308-0d34-0410-b5e6-
96231b3b80d8
Akira Hatanaka [Sat, 8 Oct 2011 03:19:38 +0000 (03:19 +0000)]
Define classes for FP unary instructions and multiclasses for FP-to-fixed point
conversion instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141473
91177308-0d34-0410-b5e6-
96231b3b80d8
Andrew Trick [Sat, 8 Oct 2011 02:34:51 +0000 (02:34 +0000)]
Unit test for LSR phi reuse in r141442.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141472
91177308-0d34-0410-b5e6-
96231b3b80d8
Akira Hatanaka [Sat, 8 Oct 2011 02:24:10 +0000 (02:24 +0000)]
Add patterns for unaligned load and store instructions and enable the
instruction selector to generate them.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141471
91177308-0d34-0410-b5e6-
96231b3b80d8
Andrew Trick [Sat, 8 Oct 2011 02:16:39 +0000 (02:16 +0000)]
Add an extra safety check in front of the optimization in r141442.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141470
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Sat, 8 Oct 2011 00:56:47 +0000 (00:56 +0000)]
Use the code that lowers the arguments and spills any values which are alive
across unwind edges. This is for the back-end which expects such things.
The code is from the original SjLj EH pass.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141463
91177308-0d34-0410-b5e6-
96231b3b80d8
Peter Collingbourne [Sat, 8 Oct 2011 00:27:38 +0000 (00:27 +0000)]
Add clang-tblgen to OPTIONAL_DIRS when building native tools for the
cross build, so that a native version of clang-tblgen is available.
Should unbreak Clang cross build.
Also disable Polly for the native tool build, since it depends on
external libraries which may not be available, and it isn't required
anyway.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141454
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Sat, 8 Oct 2011 00:18:30 +0000 (00:18 +0000)]
llvm-objdump: Add relocation and archive support.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141451
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Sat, 8 Oct 2011 00:18:12 +0000 (00:18 +0000)]
PathV2: Add simplified version of exists that returns false on error.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141450
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Sat, 8 Oct 2011 00:17:58 +0000 (00:17 +0000)]
Object: Add support for opening stdin.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141449
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Sat, 8 Oct 2011 00:17:45 +0000 (00:17 +0000)]
Object: constize Archive.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141448
91177308-0d34-0410-b5e6-
96231b3b80d8
Jim Grosbach [Fri, 7 Oct 2011 23:57:03 +0000 (23:57 +0000)]
Enable ARM mode VDUP(scalar) tests.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141447
91177308-0d34-0410-b5e6-
96231b3b80d8
Jim Grosbach [Fri, 7 Oct 2011 23:56:00 +0000 (23:56 +0000)]
ARM NEON assembly parsing and encoding for VDUP(scalar).
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141446
91177308-0d34-0410-b5e6-
96231b3b80d8
Andrew Trick [Fri, 7 Oct 2011 23:46:21 +0000 (23:46 +0000)]
LSR should only reuse phis that match its formula.
Fixes rdar://problem/
5064068
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141442
91177308-0d34-0410-b5e6-
96231b3b80d8
Eli Friedman [Fri, 7 Oct 2011 23:40:49 +0000 (23:40 +0000)]
Fix APInt::operator*= so that it computes the correct result for large integers where there is unsigned overflow. Fix APFloat::toString so that it doesn't depend on the incorrect behavior in common cases (and computes the correct result in some rare cases). Fixes PR11086.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141441
91177308-0d34-0410-b5e6-
96231b3b80d8
Nick Lewycky [Fri, 7 Oct 2011 23:29:53 +0000 (23:29 +0000)]
Don't emit the symbol table entry for the .symtab_shndx section either.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141440
91177308-0d34-0410-b5e6-
96231b3b80d8
Nick Lewycky [Fri, 7 Oct 2011 23:28:32 +0000 (23:28 +0000)]
Remove extraneous curlies. No functionality change.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141439
91177308-0d34-0410-b5e6-
96231b3b80d8
Jim Grosbach [Fri, 7 Oct 2011 23:24:09 +0000 (23:24 +0000)]
ARM prefix asmparser operand kind enums for readability.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141438
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Fri, 7 Oct 2011 23:18:02 +0000 (23:18 +0000)]
Take all of the invoke basic blocks and make the dispatch basic block their new
successor. Remove the old landing pad from their successor list, because it's
now the successor of the dispatch block. Now that the landing pad blocks are no
longer the destination of invokes, we can mark them as normal basic blocks
instead of landing pads.
This more closely resembles what the CFG is actually doing.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141436
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Fri, 7 Oct 2011 23:06:01 +0000 (23:06 +0000)]
Add a bool value to set the IsLandingPad flag to.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141435
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Fri, 7 Oct 2011 22:08:37 +0000 (22:08 +0000)]
Take the code that was emitted for the llvm.eh.dispatch.setup intrinsic and emit
it with the new SjLj emitter stuff. This way there's no need to emit that
kind-of-hacky intrinsic.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141419
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Fri, 7 Oct 2011 21:25:38 +0000 (21:25 +0000)]
Thread the chain through the eh.sjlj.setjmp intrinsic, like it's documented to
do. This will be useful later on with the new SJLJ stuff.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141416
91177308-0d34-0410-b5e6-
96231b3b80d8
Nick Lewycky [Fri, 7 Oct 2011 20:58:24 +0000 (20:58 +0000)]
Don't emit a shstrtabindex in the reserved range. Spotted by inspection and
patch by Cary Coutant!
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141413
91177308-0d34-0410-b5e6-
96231b3b80d8
Nick Lewycky [Fri, 7 Oct 2011 20:56:23 +0000 (20:56 +0000)]
Clarify/fix typo. No functionality change.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141412
91177308-0d34-0410-b5e6-
96231b3b80d8
Jakob Stoklund Olesen [Fri, 7 Oct 2011 20:15:54 +0000 (20:15 +0000)]
Constrain both operands on MOVZX32_NOREXrr8.
This instruction is explicitly encoded without an REX prefix, so both
operands but be *_NOREX.
Also add an assertion to copyPhysReg() that fires when the MOV8rr_NOREX
constraints are not satisfied.
This fixes a miscompilation in
20040709-2 in the gcc test suite.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141410
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Fri, 7 Oct 2011 19:52:41 +0000 (19:52 +0000)]
Fix a few changes I missed.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141392
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Fri, 7 Oct 2011 19:46:12 +0000 (19:46 +0000)]
Fix GCC again.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141389
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Fri, 7 Oct 2011 19:25:47 +0000 (19:25 +0000)]
Fix spelling in comment.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141386
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Fri, 7 Oct 2011 19:25:32 +0000 (19:25 +0000)]
Change relocation API to be per section. This time without breaking GCC.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141385
91177308-0d34-0410-b5e6-
96231b3b80d8
Jim Grosbach [Fri, 7 Oct 2011 18:27:04 +0000 (18:27 +0000)]
Improve ARM assembly parser diagnostic for unexpected tokens.
Consider:
mov r8, r11 fred
Previously, we issued the not very informative:
x.s:6:1: error: unexpected token in argument list
^
Now we generate:
x.s:5:14: error: unexpected token in argument list
mov r8, r11 fred
^
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141380
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Fri, 7 Oct 2011 18:25:37 +0000 (18:25 +0000)]
Revert 141376 and 141377 due to breaking the build.
--- Reverse-merging r141377 into '.':
U tools/llvm-objdump/MachODump.cpp
--- Reverse-merging r141376 into '.':
U include/llvm/Object/COFF.h
U include/llvm/Object/ObjectFile.h
U include/llvm-c/Object.h
U tools/llvm-objdump/llvm-objdump.cpp
U lib/Object/MachOObjectFile.cpp
U lib/Object/COFFObjectFile.cpp
U lib/Object/Object.cpp
U lib/Object/ELFObjectFile.cpp
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141379
91177308-0d34-0410-b5e6-
96231b3b80d8
David Greene [Fri, 7 Oct 2011 18:25:05 +0000 (18:25 +0000)]
Remove Multidefs
Multidefs are a bit unwieldy and incomplete. Remove them in favor of
another mechanism, probably for loops.
Revert "Make Test More Thorough"
Revert "Fix a typo."
Revert "Vim Support for Multidefs"
Revert "Emacs Support for Multidefs"
Revert "Document Multidefs"
Revert "Add a Multidef Test"
Revert "Update Test for Multidefs"
Revert "Process Multidefs"
Revert "Parser Multidef Support"
Revert "Lexer Support for Multidefs"
Revert "Add Multidef Data Structures"
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141378
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Fri, 7 Oct 2011 18:15:40 +0000 (18:15 +0000)]
Fix spelling in comment.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141377
91177308-0d34-0410-b5e6-
96231b3b80d8
Michael J. Spencer [Fri, 7 Oct 2011 18:15:25 +0000 (18:15 +0000)]
Change relocation API to be per section.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141376
91177308-0d34-0410-b5e6-
96231b3b80d8
Evan Cheng [Fri, 7 Oct 2011 17:26:38 +0000 (17:26 +0000)]
Jakob is the code owner of register allocation and TableGen.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141372
91177308-0d34-0410-b5e6-
96231b3b80d8
Evan Cheng [Fri, 7 Oct 2011 17:21:44 +0000 (17:21 +0000)]
High bits of movmskp{s|d} and pmovmskb are known zero. rdar://
10247336
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141371
91177308-0d34-0410-b5e6-
96231b3b80d8
Bob Wilson [Fri, 7 Oct 2011 17:17:49 +0000 (17:17 +0000)]
Reenable tail calls for iOS 5.0 and later.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141370
91177308-0d34-0410-b5e6-
96231b3b80d8
Bob Wilson [Fri, 7 Oct 2011 16:59:21 +0000 (16:59 +0000)]
Reenable use of divmod compiler_rt functions for iOS 5.0 and later.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141368
91177308-0d34-0410-b5e6-
96231b3b80d8
Matt Beaumont-Gay [Fri, 7 Oct 2011 16:27:01 +0000 (16:27 +0000)]
Move default to top of switch
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141366
91177308-0d34-0410-b5e6-
96231b3b80d8
Anton Korobeynikov [Fri, 7 Oct 2011 16:15:08 +0000 (16:15 +0000)]
Peephole optimization for ABS on ARM.
Patch by Ana Pazos!
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141365
91177308-0d34-0410-b5e6-
96231b3b80d8
Duncan Sands [Fri, 7 Oct 2011 08:29:06 +0000 (08:29 +0000)]
Teach GVN to also propagate switch cases. For example, in this code
switch (n) {
case 27:
do_something(x);
...
}
the call do_something(x) will be replaced with do_something(27). In
gcc-as-one-big-file this results in the removal of about 500 lines of
bitcode (about 0.02%), so has about 1/10 of the effect of propagating
branch conditions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141360
91177308-0d34-0410-b5e6-
96231b3b80d8
Craig Topper [Fri, 7 Oct 2011 07:02:24 +0000 (07:02 +0000)]
Add X86 disassembler support for RDFSBASE, RDGSBASE, WRFSBASE, and WRGSBASE.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141358
91177308-0d34-0410-b5e6-
96231b3b80d8
Andrew Trick [Fri, 7 Oct 2011 06:33:09 +0000 (06:33 +0000)]
PostRA scheduler fix. Clear stale loop dependencies.
Fixes <rdar://problem/
10235725>
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141357
91177308-0d34-0410-b5e6-
96231b3b80d8
Andrew Trick [Fri, 7 Oct 2011 06:27:02 +0000 (06:27 +0000)]
whitespace
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141356
91177308-0d34-0410-b5e6-
96231b3b80d8
Craig Topper [Fri, 7 Oct 2011 05:53:50 +0000 (05:53 +0000)]
Add X86 disassembler support for XSAVE, XRSTOR, and XSAVEOPT.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141354
91177308-0d34-0410-b5e6-
96231b3b80d8
Craig Topper [Fri, 7 Oct 2011 05:35:38 +0000 (05:35 +0000)]
Revert part of r141274. Only need to change encoding for xchg %eax, %eax in 64-bit mode. This is because in 64-bit mode xchg %eax, %eax implies zeroing the upper 32-bits of RAX which makes it not a NOP. In 32-bit mode using NOP encoding is fine.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141353
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Thu, 6 Oct 2011 23:41:14 +0000 (23:41 +0000)]
Use the correct vreg here.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141342
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Thu, 6 Oct 2011 23:37:36 +0000 (23:37 +0000)]
Generate the dispatch code for a 'thumb' function. This is very similar to the
others. They take the call site value. Determine if it's a proper value. And
then jumps to the correct call site via a jump table.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141341
91177308-0d34-0410-b5e6-
96231b3b80d8
Owen Anderson [Thu, 6 Oct 2011 23:33:11 +0000 (23:33 +0000)]
Fix the check for nested IT instructions in the disassembler. We need to perform the check before adding the Thumb predicate, which pops on entry off the ITBlock queue.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141339
91177308-0d34-0410-b5e6-
96231b3b80d8
Eli Friedman [Thu, 6 Oct 2011 23:20:49 +0000 (23:20 +0000)]
Remove the old atomic instrinsics. autoupgrade functionality is included with this patch.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141333
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Thu, 6 Oct 2011 22:53:00 +0000 (22:53 +0000)]
Generate the dispatch table for ARM mode.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141327
91177308-0d34-0410-b5e6-
96231b3b80d8
Bill Wendling [Thu, 6 Oct 2011 22:18:16 +0000 (22:18 +0000)]
Refactor some of the code that sets up the entry block for SjLj EH. No functionality change.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141323
91177308-0d34-0410-b5e6-
96231b3b80d8
Jim Grosbach [Thu, 6 Oct 2011 22:04:05 +0000 (22:04 +0000)]
Tidy up tests. Un-XFAIL file and mark individual tests as FIXME instead.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141321
91177308-0d34-0410-b5e6-
96231b3b80d8