MIPS: Add LLB bit and related feature for the Config 5 CP0 register